From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pj2-f12.google.com (mail-pj2-f12.google.com [74.125.227.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 045DC377A87 for ; Sat, 5 Sep 2026 21:22:28 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.227.140 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788643350; cv=none; b=PWuS6xetuK2yZiyLMOm8cLIheXDAN7aA4waOc9Bdaukz+/PV+4Xw2Kqp1WjU7WpqoGfnCTQ7LVNk33QUzRFoyY4KtUNtr7gJ3nuDCisivMGT/w/x3ZaC4SZmGs/YBD+a0Za2biYZpn6PMGLoRibUg6vtoxD4SWpYAaQ1batozY4= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788643350; c=relaxed/simple; bh=auCB5rNo6b+/K6OB2qyoTXEsixd2XWS1Ty0U4GrdKWk=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:To:Cc; b=DbkV+gr+u/LryPSQhOvHojxAPXMf6Y7u5T+wrU7fp6vJI2HwbDZjDYscjVwpxluDzDbyj9Jhaf58P7QCcZaz8MWs+HEtRzxzMiKhaM0aSxyN6MZR9t0qzspH73H0iJLcdDQjME5aUi+/kXZyZpRv1pJp6BKnaGG4poa+fXK5hoM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=A4FubtNC; arc=none smtp.client-ip=74.125.227.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="A4FubtNC" Received: by mail-pj2-f12.google.com with SMTP id 98e67ed59e1d1-39666bed444so237720a91.1 for ; Sat, 05 Sep 2026 14:22:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788643348; x=1789248148; darn=vger.kernel.org; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=9WYq0M3dpGnTj4OQeONNxRvWLYluAMfzIb1PckYIv+s=; b=A4FubtNC66zRyl5fLicU7lRMlkwx8nZ/+hCq5oRr+pMrk8z/lGFMIFZeM0PQwR4v2r VE6Ego9UVp6rDXIASiRljZHPOxDdTVfhmscjUumHKZCZXdbTrwCuLezXK4jU3p44M7Vj js9Q11WYEN9TISpxw4d03oSE/86g5GdufhQ76DxhtLipR9E8lgfYjdBG3RKZkJrRPuRw LMk5K/2BiFKJlc5MlHgWQq41oCzZZhd/ZxaH6TRYOIUudqVfGMqJxdNQ8JUmKgIyO2vm tV4P+GKheUzVHZ00WiqKI/GbG1InvrsDp4r4yTpwlSbnX0kmk+0pZrUS83R7+IGlZIWP fbwg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788643348; x=1789248148; h=cc:to:message-id:content-transfer-encoding:content-type :mime-version:subject:date:from:x-gm-gg:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to:content-type; bh=9WYq0M3dpGnTj4OQeONNxRvWLYluAMfzIb1PckYIv+s=; b=AR33DUgDgTFVX+lYS0HcFnjSxq2k6eko+VK4UGKveU+NDTHjK4mkMPeUhU6Kjk7tGO WTNlJyE1bPEv6kNUELGFfqBw9M07klLu06MkGr8+mxU6Q45vcz83cdVLRkAwQNC7qqy8 7QgJAdoAj6pK0nkhQt8AlnlsxQcqy6/CFREB/+Z6GqiPvXnVeuN0hnangv7bcNk3FScv 46VE16+sXX6N0awLn6eajr9++qZLBfNifiiUMaAX6W6JlJFbCWXr0TWT319s1nfUF/ro N400ly9NwaWonX+xoZACHUyVyw4TLATu+B4eXnxpXOmMnyDI0AcSeXKe4b1DBXtx7HUd mlFA== X-Forwarded-Encrypted: i=1; AKwUvBzIbtqtY+Zwsw5k9jjiZz9hdoBoC5g9TV7It37sV6mU/l89/TUhG0vvVYRWQBGfK+akju9rcHaeKfGq@vger.kernel.org X-Gm-Message-State: AFuF++nmhmYHVIREEgeVFjfC2zNikJJZ7ZJe2JZ2lOAFzX2yCx/jdAAB TxUN9o/MiNWzgs1UDKyYej4OLqBqXYzcWfBtqb9ku7V8P2RMbqmkTYEu X-Gm-Gg: AYBFou3VgT534HR3gIkVl7r+WUjtqv5nr8VPoD4j/fiV0ID9D3sMIJIsl+lp/wKQtjd a44b5jy1wNs+zyHlUN+IfeXsmGohu5599bCjvuTzX2+QaZ2nnh7tgC+SB/BCM0I06O1Z49NTPZj hHpr2F/CxMAxYlTNKZIgYKUH7OvB1rgt4AKskNlgP4OaB/NuuFKYQzSnSmiG8CFM0qnDXRqYj4h c7mu/lvYtMTxOQn0VRvVVJ7JMpu9gbbownXAXHhDrFCMgkusjRYXptDYU1RqrJN556cuT73lCkG uHCxoYX9AS1h5EFtKLPT7nq+ibkZ0aqbBNlJsV6x4yHRyKkJKX8RM4JyJj9ktpHRuce2S6kaS3O E+CUkAJyWMz4j7hw0Tj3UB7cXBBafENaE/wfdXOM+h7b53hS3e7sdHnXuTV4Ytneqp2VH497nPr FYJF2O34cTVuYSQIYCN2exlZvQDr1NjJrm6fOSEy9sdJQwN0YH8XPfQ5vjOYkH2LNlTtOnJ3eR X-Received: by 2002:a17:90a:d64f:b0:390:af7c:fe5e with SMTP id 98e67ed59e1d1-39b26741434mr14295061a91.2.1788643348186; Sat, 05 Sep 2026 14:22:28 -0700 (PDT) Received: from [10.63.138.252] ([2409:40c2:5007:4aea:63cc:914c:1243:e03c]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-14332405e92sm7783072c88.8.2026.09.05.14.22.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 05 Sep 2026 14:22:27 -0700 (PDT) From: Bhargav Joshi Date: Sun, 06 Sep 2026 02:52:04 +0530 Subject: [PATCH v3] dt-bindings: clock: ti,dm816-fapll-clock: Convert to DT schema Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260906-ti-fapll-clock-v3-1-b0ded340c62b@gmail.com> X-B4-Tracking: v=1; b=H4sIAAAAAAAC/2WMQQ6DIBQFr2JYlwa/gLar3qPpAhH1pygGDGljv HvRbkybt5qXzCwkGI8mkGu2EG8iBnRjguKUEd2rsTMUm8QEGEgm4UJnpK2arKXaOv2kolQMNEh uJCNJmrxp8bUH74/EPYbZ+ffej/n2flNlXv6mYk7TallxXYPgRX3rBoX2rN1AtlSEgw7wp0PSW SWY4Eq30Oijvq7rB31Gj1frAAAA X-Change-ID: 20260629-ti-fapll-clock-57a02c264e60 To: Michael Turquette , Stephen Boyd , Brian Masney , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Tony Lindgren , Tero Kristo Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, Krzysztof Kozlowski X-Mailer: b4 0.15.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1788643335; l=4915; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=auCB5rNo6b+/K6OB2qyoTXEsixd2XWS1Ty0U4GrdKWk=; b=uPVaYuFUkJGRyxOIdkbk5virGh8cp5eAvYi8Rc4w94CpIt/rh/IN7T6qUYJUT/kg6llPEW7xX JcXVRg8k8AYAS4Ruoe7jNOiFEP7jaR7Nvb/qg+Con6D1b6wnp5qajyE X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert the Texas Instruments DM816 FAPLL clock binding from plain text to YAML DT schema. The text documented #clock-cells to be set as 0, while the example and existing dt and driver require it to be 1. The schema now strictly enforces #clock-cells = <1>. Properties clock-indices and clock-output-names are documented in the binding and added as required as driver strictly requires it and existing dt already use this property. Reviewed-by: Krzysztof Kozlowski Link: https://lore.kernel.org/r/20260717-ti-fapll-clock-v1-1-1b684cb2543b@gmail.com Signed-off-by: Bhargav Joshi --- Changes in v3: - Rebase to latest mainline rc. - Collected tag. - Link to v2: https://lore.kernel.org/r/20260722-ti-fapll-clock-v2-1-085054acf2dc@gmail.com Changes in v2: - Cleaned up binding descriptions by dropping the redundant common clock sentence and removing "phandle for" from the clock items - Link to v1: https://lore.kernel.org/r/20260717-ti-fapll-clock-v1-1-1b684cb2543b@gmail.com --- .../devicetree/bindings/clock/ti/fapll.txt | 31 ---------- .../bindings/clock/ti/ti,dm816-fapll-clock.yaml | 71 ++++++++++++++++++++++ 2 files changed, 71 insertions(+), 31 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/ti/fapll.txt b/Documentation/devicetree/bindings/clock/ti/fapll.txt deleted file mode 100644 index 88986ef39ddd..000000000000 --- a/Documentation/devicetree/bindings/clock/ti/fapll.txt +++ /dev/null @@ -1,31 +0,0 @@ -Binding for Texas Instruments FAPLL clock. - -This binding uses the common clock binding[1]. It assumes a -register-mapped FAPLL with usually two selectable input clocks -(reference clock and bypass clock), and one or more child -syntesizers. - -[1] Documentation/devicetree/bindings/clock/clock-bindings.txt - -Required properties: -- compatible : shall be "ti,dm816-fapll-clock" -- #clock-cells : from common clock binding; shall be set to 0. -- clocks : link phandles of parent clocks (clk-ref and clk-bypass) -- reg : address and length of the register set for controlling the FAPLL. - -Examples: - main_fapll: main_fapll { - #clock-cells = <1>; - compatible = "ti,dm816-fapll-clock"; - reg = <0x400 0x40>; - clocks = <&sys_clkin_ck &sys_clkin_ck>; - clock-indices = <1>, <2>, <3>, <4>, <5>, - <6>, <7>; - clock-output-names = "main_pll_clk1", - "main_pll_clk2", - "main_pll_clk3", - "main_pll_clk4", - "main_pll_clk5", - "main_pll_clk6", - "main_pll_clk7"; - }; diff --git a/Documentation/devicetree/bindings/clock/ti/ti,dm816-fapll-clock.yaml b/Documentation/devicetree/bindings/clock/ti/ti,dm816-fapll-clock.yaml new file mode 100644 index 000000000000..423b7405e398 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/ti/ti,dm816-fapll-clock.yaml @@ -0,0 +1,71 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/ti/ti,dm816-fapll-clock.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments FAPLL clock + +maintainers: + - Tony Lindgren + - Tero Kristo + +description: + FAPLL is register-mapped with usually two selectable input clocks + (reference clock and bypass clock), and one or more child synthesizers. + +properties: + compatible: + const: ti,dm816-fapll-clock + + "#clock-cells": + const: 1 + + reg: + maxItems: 1 + + clocks: + items: + - description: parent clock clk-ref + - description: parent clock clk-bypass + + clock-indices: + description: + Maps child synthesizers to physical indices 1-7. Index 0 is physically + reserved for the Master PLL. + minItems: 1 + maxItems: 7 + items: + minimum: 1 + maximum: 7 + + clock-output-names: + description: + Names of the child synthesizer outputs. The length of this array must + match clock-indices. + minItems: 1 + maxItems: 7 + +required: + - compatible + - reg + - clocks + - "#clock-cells" + - clock-indices + - clock-output-names + +additionalProperties: false + +examples: + - | + clock-controller@400 { + #clock-cells = <1>; + compatible = "ti,dm816-fapll-clock"; + reg = <0x400 0x40>; + clocks = <&sys_clkin_ck &sys_clkin_ck>; + clock-indices = <1>, <2>, <3>, <4>, <5>, <6>, <7>; + clock-output-names = "main_pll_clk1", "main_pll_clk2", "main_pll_clk3", + "main_pll_clk4", "main_pll_clk5", "main_pll_clk6", + "main_pll_clk7"; + + }; --- base-commit: 9f0346dcbea363787186c94ef94dd01aaa215afa change-id: 20260629-ti-fapll-clock-57a02c264e60 Best regards, -- Bhargav