From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f181.google.com (mail-pl1-f181.google.com [209.85.214.181]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF8FA3CF1FD for ; Mon, 7 Sep 2026 08:09:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.214.181 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788768544; cv=none; b=V5b4PXPOvyOaBB6jnjQqUq8FTY/EudUvmlYWynDu6Pqbbn3onRMQhJmfdJf1ouYUcEt646B1b9+rJkD6VShSVZUxFyY+tCqin9pEp+SGkEVIDU1tT01HkuXQzR0ouNcEgoRvHgEWJ+qW393HOq51+FfHcMDLbFiv6850ammUOWI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788768544; c=relaxed/simple; bh=rPz0xDbTD8p93bPYQVOUv/fwKoXoM0jlUbzg+c/kUYI=; h=From:To:Cc:Subject:Date:Message-ID:MIME-Version; b=lvQTA2mWnSoInMuznH0HWSbnDlcrVF2fyFyQmsbTTbkpTha8JN8Qf4R55zWqytUhGdQD+GospSBIhbYGJN02uWx+6511mOXdGRJVN47xxE3F3zPc1PYqRxxx1HCGdQcV8ByZ01u6tj9AE5VJoPFaIasVk6SiK9CAV9oJYsaC47I= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=b2QJLDaW; arc=none smtp.client-ip=209.85.214.181 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="b2QJLDaW" Received: by mail-pl1-f181.google.com with SMTP id d9443c01a7336-2d53197d8b5so28169815ad.3 for ; Mon, 07 Sep 2026 01:09:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1788768542; x=1789373342; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to:content-type; bh=yeQPHr3k4W49mwlDeTXOdB54qRtzTpZiMlZNmTvTcKk=; b=b2QJLDaWtOwAeCdAyQq+EXIKcHu1+G7XBDuUcNpbJj9UnGf2VdW4t75KDjVC4m6weT 0QcZ9EeihuBVuic0TxRogjsVH0ZP2P3On63qa2dyJZD6i5F95Nnxv11+1YDEYlgfAyzJ IZ1zopuHAjG9JWSfVi9gD8alfGKIlQgePj3N9+zjs13kAx4dAVS/S61YUvIbqvB4ymb4 1t/DQulFbzDcykGaXhc01c2USCOPkUHYcTD9w/1Ak8sKqlGJn103e7QXv8EAugAn2dNV GFo4djWo19MEaA7t03wIzUwNJBhLxg+lzbbWP9H77IduYn9DRXVF3K4QX3m5lfKc++5t Yd4A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1788768542; x=1789373342; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=yeQPHr3k4W49mwlDeTXOdB54qRtzTpZiMlZNmTvTcKk=; b=H/gtffUrKJtb2/eGN5+X2MbVXbuQ0kM8jGMw1iNKdNAksgKBWoEyPzkPFPbuaB/7O8 TJuW79GmYbxL6dFvGwjdLcpx1BNA0TUwLAtsg5b7xAXS/YuPCmGgUvPAMmvgvgubK+5h 73nKDZa7EMC/0xd89LsQqwRS4A+lnF9Gtku02eu+dTdE5cCkm7AfNf7kXJIsnqY3C4Sa WuUEGVG8zsxvBuCBoQiXJ3tGLyXN6bijl2lpldK6wCBa4Sn/XbqkEgGR0owsbBV4swBZ m+I3OaVddIAEWf7UJvtcUbT5Ga1uYMsWouGwHUVzlxVDrssm5YAkiW/bDBzg8S+42IaQ IcgA== X-Forwarded-Encrypted: i=1; AKwUvBxf14Dj8dXaBGEfanKc1Y30S+TRdXti/lzPmtg+j7XNX7n1Q3rZpcFZER7owryJX062sMWw6r2Bg2Zd@vger.kernel.org X-Gm-Message-State: AFuF++kqYtTTlrv15gPQH7nKFAMf80QfB0i08dJkP6W/ZkpxUx4g6/xW a14RFbnE/kTcF8eAhkGp9OqZj6g8drwo+m79/us1KewWsDcZktkfTyYA X-Gm-Gg: AYBFou0fxLf0l95qTM5ryo3ecipINgJDvEiz9XMKBZOlHLPLNKG6FV5PVe55tXQPrIe ezueZIy+KYCsZqb+MraCgtW9V1jao4ifvdNYedE/RQLXEunWlpMywWs/5e1i4t5ljvzpXM9LCXp tSgdjyhsyt68Q2S20+BAuZXbsSrUOSwjeohGDGpk64LgCN3MS/tfBR7IhaIGgK/YqNadbcNvZNx HQm0cTg7Ms+XpeKfhTnGnDbRojXUdWoSdYu+vhneAoAWKoSp0dl1eQUR2UbYlMqA0fnW2VqWytN JgJcLY4DNawXm9jnGEBTO27EPs9uuKibdN5uUe7Sn0wFcLnGIoPGMLtblJnlQ/+3EhCxBv4cngk +vmIu+z/lw58gvLjzQjmQa2F0StI9n0oeCAHg6JYjmOOE6287nDyb6VfVMjmBoKpfIn+7RTMVat 9grXmfQC2himjeGN50202wXqrQnoRDwQJzGQSeCtfzlO4SO2MvgNf192OFIJ8l5VfbGB3oEftNA tMq/bn3h7YPVqb9+nft6TrhcI3IRuL1GI2T53uv6mRq4E4AuSAzO8vWFZfeEdrWoA== X-Received: by 2002:a17:903:4683:b0:2cf:c543:2c7e with SMTP id d9443c01a7336-2db125a16fdmr355053065ad.10.1788768541992; Mon, 07 Sep 2026 01:09:01 -0700 (PDT) Received: from cs00-MS-7C09.. (2001-b400-e332-0a85-7dbb-93aa-5d32-f5d9.emome-ip6.hinet.net. [2001:b400:e332:a85:7dbb:93aa:5d32:f5d9]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2db14ae36adsm40617015ad.76.2026.09.07.01.08.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 07 Sep 2026 01:09:00 -0700 (PDT) From: hsyemail2@gmail.com X-Google-Original-From: syhuang3@nuvoton.com To: Guenter Roeck , linux-hwmon@vger.kernel.org Cc: Sheng-Yuan Huang , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Jonathan Corbet , Shuah Khan , Jean Delvare , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org Subject: [PATCH v1] hwmon: (lm75) Add support for Nuvoton NCT7715 Date: Mon, 7 Sep 2026 16:08:30 +0800 Message-ID: <20260907080831.11281-1-syhuang3@nuvoton.com> X-Mailer: git-send-email 2.43.0 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Sheng-Yuan Huang The Nuvoton NCT7715 is compatible with the LM75 temperature and limit register layout, but its 16-bit configuration register is transmitted most-significant byte first. Add support for the NCT7715, including byte-swapped SMBus accesses for its configuration register. Handle its conversion-rate field and shutdown bit separately, since their bit positions differ from the standard LM75 layout. Signed-off-by: Sheng-Yuan Huang --- .../devicetree/bindings/hwmon/lm75.yaml | 1 + Documentation/hwmon/lm75.rst | 6 ++ drivers/hwmon/lm75.c | 57 ++++++++++++++++++- 3 files changed, 62 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/hwmon/lm75.yaml b/Documentation/devicetree/bindings/hwmon/lm75.yaml index b48bf3fd721f..832a8c5d83e9 100644 --- a/Documentation/devicetree/bindings/hwmon/lm75.yaml +++ b/Documentation/devicetree/bindings/hwmon/lm75.yaml @@ -31,6 +31,7 @@ properties: - nxp,p3t1750 - nxp,p3t1755 - nxp,pct2075 + - nuvoton,nct7715 - st,stds75 - st,stlm75 - microchip,tcn75 diff --git a/Documentation/hwmon/lm75.rst b/Documentation/hwmon/lm75.rst index ca46754e028b..fac0b8f29ddc 100644 --- a/Documentation/hwmon/lm75.rst +++ b/Documentation/hwmon/lm75.rst @@ -150,6 +150,12 @@ Supported chips: https://ams.com/documents/20143/36005/AS6200_DS000449_4-00.pdf + * Nuvoton NCT7715 + + Prefix: 'nct7715' + + Addresses scanned: none + Author: Frodo Looijaard Description diff --git a/drivers/hwmon/lm75.c b/drivers/hwmon/lm75.c index 2d2d752aeac9..0b55f6b7c68d 100644 --- a/drivers/hwmon/lm75.c +++ b/drivers/hwmon/lm75.c @@ -39,6 +39,7 @@ enum lm75_type { /* keep sorted in alphabetical order */ max6626, max31725, mcp980x, + nct7715, p3t1750, p3t1755, pct2075, @@ -107,6 +108,15 @@ static const unsigned short normal_i2c[] = { 0x48, 0x49, 0x4a, 0x4b, 0x4c, #define LM75_REG_MAX 0x03 #define PCT2075_REG_IDLE 0x04 +#define NCT7715_CONFIG_RESOLUTION_12_BIT GENMASK(14, 13) +#define NCT7715_CONFIG_SHUTDOWN BIT(8) +#define NCT7715_CONFIG_CONVERSION_RATE_MASK GENMASK(7, 6) +#define NCT7715_CONFIG_EXTENDED_MODE BIT(4) +#define NCT7715_CONFIG_RATE_0_25HZ 0 +#define NCT7715_CONFIG_RATE_1HZ BIT(6) +#define NCT7715_CONFIG_RATE_4HZ BIT(7) +#define NCT7715_CONFIG_RATE_8HZ GENMASK(7, 6) + struct lm75_data { const char *label; struct regmap *regmap; @@ -122,6 +132,10 @@ struct lm75_data { /*-----------------------------------------------------------------------*/ static const u8 lm75_sample_set_masks[] = { 0 << 5, 1 << 5, 2 << 5, 3 << 5 }; +static const u16 nct7715_sample_set_masks[] = { + NCT7715_CONFIG_RATE_8HZ, NCT7715_CONFIG_RATE_4HZ, + NCT7715_CONFIG_RATE_1HZ, NCT7715_CONFIG_RATE_0_25HZ +}; #define LM75_ALERT_POLARITY_HIGH_8_BIT (BIT(2)) #define LM75_ALERT_POLARITY_HIGH_16_BIT (BIT(2) << 8) @@ -259,6 +273,15 @@ static const struct lm75_params device_params[] = { .sample_times = (unsigned int []){ 30, 60, 120, 240 }, .resolutions = (u8 []) {9, 10, 11, 12 }, }, + [nct7715] = { + .config_reg_16bits = true, + .set_mask = NCT7715_CONFIG_RESOLUTION_12_BIT, + .clr_mask = NCT7715_CONFIG_EXTENDED_MODE, + .default_resolution = 12, + .default_sample_time = 250, + .num_sample_times = 4, + .sample_times = (unsigned int []){ 125, 250, 1000, 4000 }, + }, [tmp100] = { .set_mask = 3 << 5, /* 12-bit mode */ .clr_mask = 1 << 7, /* not one-shot mode */ @@ -354,6 +377,11 @@ static inline long lm75_reg_to_mc(s16 temp, u8 resolution) static inline int lm75_write_config(struct lm75_data *data, u16 set_mask, u16 clr_mask) { + if (data->kind == nct7715) + return regmap_update_bits(data->regmap, LM75_REG_CONF, + clr_mask | set_mask | NCT7715_CONFIG_SHUTDOWN, + set_mask); + return regmap_update_bits(data->regmap, LM75_REG_CONF, clr_mask | set_mask | LM75_SHUTDOWN, set_mask); } @@ -486,6 +514,13 @@ static int lm75_update_interval(struct device *dev, long val) if (data->params->resolutions) data->resolution = data->params->resolutions[index]; break; + case nct7715: + err = lm75_write_config(data, nct7715_sample_set_masks[index], + NCT7715_CONFIG_CONVERSION_RATE_MASK); + if (err) + return err; + data->sample_time = data->params->sample_times[index]; + break; case tmp112: case as6200: err = regmap_update_bits(data->regmap, LM75_REG_CONF, @@ -609,6 +644,8 @@ static int lm75_i2c_reg_read(void *context, unsigned int reg, unsigned int *val) if (reg == LM75_REG_CONF) { if (!data->params->config_reg_16bits) ret = i2c_smbus_read_byte_data(client, LM75_REG_CONF); + else if (data->kind == nct7715) + ret = i2c_smbus_read_word_swapped(client, LM75_REG_CONF); else ret = i2c_smbus_read_word_data(client, LM75_REG_CONF); } else { @@ -628,8 +665,11 @@ static int lm75_i2c_reg_write(void *context, unsigned int reg, unsigned int val) if (reg == PCT2075_REG_IDLE || (reg == LM75_REG_CONF && !data->params->config_reg_16bits)) return i2c_smbus_write_byte_data(client, reg, val); - else if (reg == LM75_REG_CONF) + else if (reg == LM75_REG_CONF) { + if (data->kind == nct7715) + return i2c_smbus_write_word_swapped(client, reg, val); return i2c_smbus_write_word_data(client, reg, val); + } return i2c_smbus_write_word_swapped(client, reg, val); } @@ -848,6 +888,7 @@ static const struct i2c_device_id lm75_i2c_ids[] = { { .name = "max31725", .driver_data = max31725 }, { .name = "max31726", .driver_data = max31725 }, { .name = "mcp980x", .driver_data = mcp980x }, + { .name = "nct7715", .driver_data = nct7715 }, { .name = "p3t1750", .driver_data = p3t1750 }, { .name = "p3t1755", .driver_data = p3t1755 }, { .name = "pct2075", .driver_data = pct2075 }, @@ -972,6 +1013,10 @@ static const struct of_device_id lm75_of_match[] = { .compatible = "nxp,pct2075", .data = (void *)pct2075 }, + { + .compatible = "nuvoton,nct7715", + .data = (void *)nct7715 + }, { .compatible = "st,stds75", .data = (void *)stds75 @@ -1129,13 +1174,21 @@ static int lm75_suspend(struct device *dev) { struct lm75_data *data = dev_get_drvdata(dev); - return regmap_update_bits(data->regmap, LM75_REG_CONF, LM75_SHUTDOWN, LM75_SHUTDOWN); + if (data->kind == nct7715) + return regmap_update_bits(data->regmap, LM75_REG_CONF, + NCT7715_CONFIG_SHUTDOWN, + NCT7715_CONFIG_SHUTDOWN); + return regmap_update_bits(data->regmap, LM75_REG_CONF, + LM75_SHUTDOWN, LM75_SHUTDOWN); } static int lm75_resume(struct device *dev) { struct lm75_data *data = dev_get_drvdata(dev); + if (data->kind == nct7715) + return regmap_update_bits(data->regmap, LM75_REG_CONF, + NCT7715_CONFIG_SHUTDOWN, 0); return regmap_update_bits(data->regmap, LM75_REG_CONF, LM75_SHUTDOWN, 0); } -- 2.43.0