From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from SN4PR0501CU005.outbound.protection.outlook.com (mail-southcentralusazon11011021.outbound.protection.outlook.com [40.93.194.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id EC5FA477984; Wed, 9 Sep 2026 09:44:41 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.93.194.21 ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788947083; cv=fail; b=S0pr8cTTHBG268WNgaIWmLAnCaGgNU9nZUoCLr8x6Fx9z7fa42QqfwAmgS9osKGSu9PmeefnIRfXSnhQxcemEtw79B8mwC/FPmALS/68jsqsZH1gsbifPtmTcGinZix73gad7ap5894EvcplcxB1646tO5fFAIjAUtf2XRT6yio= ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1788947083; c=relaxed/simple; bh=cnapHYEC3l7lJ4WxhftdGeuPotiPWvSkBPkthE10S88=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=K0EJhXVWnfBNzL+7FnNzKHneld4Vc9uZ6K0lM7CgOApmVoYQc5NeabtzAXYfsif6rVdTb7eZMJTs66l2sr1PtEcqn2rkp7Vith85IPh/6LdgnT+Ge4EYM0L14K1rSuWvsDL33Oj07LFADdJG6uiLSyrV39kZxoI6BQbQkb92axI= ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com; spf=fail smtp.mailfrom=nvidia.com; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b=ql7x3W/p; arc=fail smtp.client-ip=40.93.194.21 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="ql7x3W/p" ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Fik3Q9DsndOZUAlNzpZFsO9aEm+eJjTACw4um7yobPTunhNjoD4q+bD4PIgg0bKgrixYdJz0KMkkv6wM+Q/JqLt7ErXFiAEKd5/pu01HT3qvtYT44apY6k7GQilUMDnN581igHXjAoZNHD0pKbY41aO4TToNeNnRicyZgorqvXQ4pWGVMH4qYreUpiVOVb/M8qDdEBzCbaCVRtEX0ZmRGDPXacs6/BUDYsqQOPdzl0hv3HmvSS6cyMPR9BYu0EBsZJiK4+AltazrDcL37t9XRPhpxMfYPrn42HyI7C9rbtNiBFJ0QClT+ASQcW/AX+i+A+UFDSBlNJSF1DS2ThaP6g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hBUb7+qDPERj8ip9/OoSWlfWbBkNeyVRs2gVbiCy5fk=; b=qOY6JFL1MNN00EYsjDHXTC0FRGSC5hJ+cGhcjf2SKEANz9bRkjiNujMHZ4sX6L1MWTTAXcasZJs8dHVwC0Lk2gIyuXyCRLeUDHtlV77AZHDddbRrG5+/u/eOmy1mnGLaaEeFQKLA0BsIrqr76u7sI6pJ5rp/L/I1VP5v5pzgSzfHojPiHReawPV9OXRQEgPyEsv9fHgAaDrEUYqdWqANJM60bNwM9RUXMOdJNw67mUzrhPKwX+OpY0jh6z7pXbUIZZwOCeCaexGCyl1xayWg9dhPgoTkHEk8o2+1dwq6znOLg1fEEho4uKC+miefHyEtrPsJpMoE/zRKcIPYb58ReQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.161) smtp.rcpttodomain=vger.kernel.org smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hBUb7+qDPERj8ip9/OoSWlfWbBkNeyVRs2gVbiCy5fk=; b=ql7x3W/pH/liznU+VUBd+MHNkH6JlNc2aHDZoP2PORayAdaKiTQRFIHG89cpr7bM3yaPh+r3/dFYqB1dNJPplUKIJGwOd2SKhB8UcJDoBnjjvOTwf1vVf2rwNsotWI5lbXngZwCWWKws/jzSK5V7pXaxR4gWG1Kin3arpZkaEnWjaTJ5cmB8gLtafX4gR9Fyvl1qPd2NQ2OJ/ND+hnQQXdlkNKFowDsBBfJpE0YTtdt/6ERQnG6JjHnHhS7aPpjLZnD6lKxkfKW1l8INn66K22cagWPADDnbZhkq6lUDbXMPetnHRg44yJeUF9BMKEgrq0jyyepwjzsx8tRrgZtzZQ== Received: from PH8PR21CA0005.namprd21.prod.outlook.com (2603:10b6:510:2ce::21) by PH8PR12MB7376.namprd12.prod.outlook.com (2603:10b6:510:214::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.406.7; Wed, 9 Sep 2026 09:44:36 +0000 Received: from SA2PEPF000015CB.namprd03.prod.outlook.com (2603:10b6:510:2ce:cafe::1c) by PH8PR21CA0005.outlook.office365.com (2603:10b6:510:2ce::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.428.5 via Frontend Transport; Wed, 9 Sep 2026 09:44:36 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.161) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.161 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.161) by SA2PEPF000015CB.mail.protection.outlook.com (10.167.241.201) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.406.5 via Frontend Transport; Wed, 9 Sep 2026 09:44:35 +0000 Received: from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.46; Wed, 9 Sep 2026 02:44:17 -0700 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail201.nvidia.com (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.46; Wed, 9 Sep 2026 02:44:17 -0700 Received: from [127.0.1.1] (10.127.8.13) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.2562.46 via Frontend Transport; Wed, 9 Sep 2026 02:44:13 -0700 From: Kartik Rajput Date: Wed, 9 Sep 2026 15:13:58 +0530 Subject: [PATCH 1/2] dt-bindings: phy: Add nvidia,tegra264-mphy Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-ID: <20260909-tegra264-mphy-v1-1-ce61a80dc065@nvidia.com> References: <20260909-tegra264-mphy-v1-0-ce61a80dc065@nvidia.com> In-Reply-To: <20260909-tegra264-mphy-v1-0-ce61a80dc065@nvidia.com> To: Vinod Koul , Neil Armstrong , Manivannan Sadhasivam , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Jonathan Hunter , Philipp Zabel CC: Thierry Reding , , , , , Kartik Rajput X-Mailer: b4 0.16.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1788947048; l=4601; i=kkartik@nvidia.com; s=20260909; h=from:subject:message-id; bh=cnapHYEC3l7lJ4WxhftdGeuPotiPWvSkBPkthE10S88=; b=/VEUJCBbj3/qGpCpFEqPe8t5XxT5WiWIHwypsQxjkR3+RxxLmGmIZ5hR9Am//7aDdKbkEwhK7 iyYZ/tNoj7bBHwR9D8dDoQAzGoIkKsJPDsPpNifTuGyN2vmN/Dl/O+Z X-Developer-Key: i=kkartik@nvidia.com; a=ed25519; pk=V+1YkJqxCruxUVxLXtAG3f5k8O5skT0X4/QIB75KZ64= X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SA2PEPF000015CB:EE_|PH8PR12MB7376:EE_ X-MS-Office365-Filtering-Correlation-Id: 8e8d38ff-022a-4f05-64ff-08df0e56f583 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|82310400026|36860700016|376014|23010399003|7416014|1800799024|13003099007|22082099003|18002099003|3023799007|56012099006|11063799006|10067099003; X-Microsoft-Antispam-Message-Info: DYEJ+k1Rczobni7qcP+GWuqc4ehWdSKkFyHHLI+K6yWFxwf5DXaqGVefkYoY4dSZhJgub+MuTqnYuiL4/GymePdtW6Bvyx8D/U/o7/Ieozb3h5wlTEo9x2F5YX/D4qMH8CjeVDcp5nUo/4E3TBjTGiy8tbj0F7H0+B7hFLGqLLPP3GGRWUKv9njlS9a1Zqo0lRJHUilPbhasTbeDi3I2z4ivof4MoIg34BV7IzZsfBHW/e5CDh0DXAIY+B/2T1Opn6ORHpWlR4biO+YgLKwNwCC0kvUDCVbjyDr4nuf8cA9Zoa4x2BT3mn22CrZE/ythaW6f2JIsep0PgpLEDvrvTUytWhN0v6wqm1Ym9bBP41qW89m4g/m1aEQ+32vz2aTcQBk88k0luHS0hGcRpDVPG19voc4jDgu3AFFulgeZl2xwPEsq1jr6TjFs4rk+fLl8XiOahAgC7Jmirlg81MKowmbr1gO8TIuBY+jwukWY5vOoZusPMxuWotZHqwIf1jqZgH8Eais2WLJWH1B7PZxEdzxg88C0UacL6TyLkIYH7777w60p2JtpPpgYhazKyhqzUsgMFbkLO6lrwqFXYsa20HjzIMDdDugITfq5WSyZLph3dexgkHB7ecWir0NYej8Ay7DU9H/dhnA+GutYxixFKyrRsZSHdOga9Xd3Q2haYOuETYqRPR+jwdYIY4WDMHh8K++LRkdeIG7b109MZUKwxg== X-Forefront-Antispam-Report: CIP:216.228.117.161;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge2.nvidia.com;CAT:NONE;SFS:(13230040)(82310400026)(36860700016)(376014)(23010399003)(7416014)(1800799024)(13003099007)(22082099003)(18002099003)(3023799007)(56012099006)(11063799006)(10067099003);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: DbmvfO5Ttkdiz1GHrhzciDC1xeXaOwhzQZfXZmXHRwnmLOlVyg1rg/ElPdnQ0+rgIDlFMKH/E+B/UGGnaO+EKQhSkY9MQFcd30c+4frt53rVJnZwMaKIaAScRkRf3DsvGOHM26RceAwnAFgGBjyzo98uNdED30BdMoTjxy72Sxu5Qrb9AYB3Qu8Jq5jU3iBDk8umfSc7fl+t5mVo31rIEBA242dnbqoof5HzG89jXTLCGmSMmVgiK4Qy8KP1Gx7sg47NUyK1MgCXvLQvQ743aj04yby4Pgdan4Kh2de2GGNChudPI3xd12j0fYTCnePxD24k/eT+LBmMXlyv9okyZq/QBYcWX5q6RRpWr9ugGazj3viSK7abRCiSU30hZda7dIQYN1aTr7WnbzlUqJdlkl7f3Qo2+p2VKSgPilcgnEIENg81uJFjRL+D5rjLpTAr X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 09 Sep 2026 09:44:35.7351 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8e8d38ff-022a-4f05-64ff-08df0e56f583 X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.161];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SA2PEPF000015CB.namprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH8PR12MB7376 Add binding for the MIPI M-PHY on NVIDIA Tegra264 SoCs. The M-PHY is a hardware block with two lanes, l0 and l1, used by the Tegra264 UFS host controller. Signed-off-by: Kartik Rajput --- .../bindings/phy/nvidia,tegra264-mphy.yaml | 108 +++++++++++++++++++++ include/dt-bindings/phy/nvidia,tegra264-mphy.h | 12 +++ 2 files changed, 120 insertions(+) diff --git a/Documentation/devicetree/bindings/phy/nvidia,tegra264-mphy.yaml b/Documentation/devicetree/bindings/phy/nvidia,tegra264-mphy.yaml new file mode 100644 index 000000000000..e2fb368e4a39 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/nvidia,tegra264-mphy.yaml @@ -0,0 +1,108 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/phy/nvidia,tegra264-mphy.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra264 MIPI M-PHY + +maintainers: + - Kartik Rajput + - Thierry Reding + +properties: + compatible: + const: nvidia,tegra264-mphy + + reg: + items: + - description: Lane 0 register window + - description: Lane 1 register window + + reg-names: + items: + - const: l0 + - const: l1 + + clocks: + maxItems: 11 + + clock-names: + items: + - const: pll + - const: tx-ref + - const: l0-tx-sym + - const: l0-tx-ls + - const: l0-tx-hs + - const: l0-tx-fifo + - const: l0-rx-sym + - const: l0-rx-ana + - const: l0-rx-ls + - const: l0-rx-hs + - const: l1-rx-ana + + resets: + maxItems: 5 + + reset-names: + items: + - const: clk-ctl + - const: l0-rx + - const: l0-tx + - const: l1-rx + - const: l1-tx + + '#phy-cells': + description: | + The cell selects one M-PHY lane direction. Valid values are defined in + : TEGRA_MPHY_L0_TX, TEGRA_MPHY_L0_RX, + TEGRA_MPHY_L1_TX and TEGRA_MPHY_L1_RX. + const: 1 + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - resets + - reset-names + - '#phy-cells' + +additionalProperties: false + +examples: + - | + #include + #include + #include + + mphy: phy@b910000 { + compatible = "nvidia,tegra264-mphy"; + reg = <0xb910000 0x10000>, + <0xb920000 0x10000>; + reg-names = "l0", "l1"; + clocks = <&bpmp TEGRA264_CLK_MPHY_CORE_PLL_FIXED>, + <&bpmp TEGRA264_CLK_MPHY_TX_1MHZ_REF>, + <&bpmp TEGRA264_CLK_MPHY_L0_TX_SYMB>, + <&bpmp TEGRA264_CLK_MPHY_L0_TX_LS_3XBIT>, + <&bpmp TEGRA264_CLK_MPHY_L0_TX_HS_SYMB_DIV>, + <&bpmp TEGRA264_CLK_MPHY_L0_UPHY_TX_FIFO>, + <&bpmp TEGRA264_CLK_MPHY_L0_RX_SYMB>, + <&bpmp TEGRA264_CLK_MPHY_L0_RX_ANA>, + <&bpmp TEGRA264_CLK_MPHY_L0_RX_LS_BIT>, + <&bpmp TEGRA264_CLK_MPHY_L0_RX_HS_SYMB_DIV>, + <&bpmp TEGRA264_CLK_MPHY_L1_RX_ANA>; + clock-names = "pll", "tx-ref", + "l0-tx-sym", "l0-tx-ls", "l0-tx-hs", "l0-tx-fifo", + "l0-rx-sym", "l0-rx-ana", "l0-rx-ls", "l0-rx-hs", + "l1-rx-ana"; + resets = <&bpmp TEGRA264_RESET_MPHY_CLK_CTL>, + <&bpmp TEGRA264_RESET_MPHY_L0_RX>, + <&bpmp TEGRA264_RESET_MPHY_L0_TX>, + <&bpmp TEGRA264_RESET_MPHY_L1_RX>, + <&bpmp TEGRA264_RESET_MPHY_L1_TX>; + reset-names = "clk-ctl", "l0-rx", "l0-tx", "l1-rx", "l1-tx"; + #phy-cells = <1>; + }; +... diff --git a/include/dt-bindings/phy/nvidia,tegra264-mphy.h b/include/dt-bindings/phy/nvidia,tegra264-mphy.h new file mode 100644 index 000000000000..e9e253cdf9ae --- /dev/null +++ b/include/dt-bindings/phy/nvidia,tegra264-mphy.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause */ +/* Copyright (c) 2026 NVIDIA CORPORATION & AFFILIATES. All rights reserved. */ + +#ifndef DT_BINDINGS_PHY_NVIDIA_TEGRA264_MPHY_H +#define DT_BINDINGS_PHY_NVIDIA_TEGRA264_MPHY_H + +#define TEGRA_MPHY_L0_TX 0 +#define TEGRA_MPHY_L0_RX 1 +#define TEGRA_MPHY_L1_TX 2 +#define TEGRA_MPHY_L1_RX 3 + +#endif /* DT_BINDINGS_PHY_NVIDIA_TEGRA264_MPHY_H */ -- 2.43.0