From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 312E03E5A0C for ; Fri, 18 Sep 2026 04:29:13 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789705756; cv=none; b=XcQUjTWQPPV4IuD1HpaKNWoctRLjesJfr6RoKF04+vEkR2+cEAiChvR49jYBoyAyWz+k7KPOq76QqLM+uNpCJj0gHR4c5QtJDFkk8r8bDGtWgNZPyh+RuvdWiwPNigKPLwVOg40oWeZwW3P+PzmOkj+PB9a+vVT0MTHPdC4Yq3g= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789705756; c=relaxed/simple; bh=54FLL9iRc8kj3te2Nv7oowlynIqip7DIG+tP9u5qIsA=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=tl5Mexjl7O5dtAGnBP9JESZLvxDGiMr9uPi+YMuQJ2tpf20noSr5fAlLEHxy5JKn7rE4dYu2bhjBaEJom0Hi+ivjpM/bfsQJ3ldXzk4N+V4g/KL8iG07Qdysl3Hw0unXm1vXNDtUbpArL3oVYdqxn/oTiCRMqNrmkSmbcZE3m7o= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=ftyLc6Rq; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=V103Z0Ul; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="ftyLc6Rq"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="V103Z0Ul" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68I2VCup4104852 for ; Fri, 18 Sep 2026 04:29:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= LsD6XZOf+vZtB4mF6qxwR1zn9GbLPaac34Hj4VScJ6M=; b=ftyLc6RqyZHdvF4G +2elqaADBfpTwsmBIAc273vkfhI2PFH3dhdaDMbjQLhn6Rsh6Mw2t9CnnGf3UgMj owW0YSRDt0hhycIulNuIqThsiwH19PX4hF+LBqNk1/803Xt4onLoVlY6MahSVaAD bl3tBnjgt/Ug3XWePcLD3fYpxea7K32IJohE+3wbW6910D+je2Al79iMU5pZnpr1 8FiHPguJqNQvtFMhX1we/GuHXffFh0vYwh4+RRfP8C6zgjEPfoZdcK/y6cXFtOmT Hzyy22cnM6Y8/BMD1ENuCtpSjPItywLeEIMmUF67BYfaC4+d/zY8gNEtFx7h2Xy7 8jVEEA== Received: from mail-pg1-f200.google.com (mail-pg1-f200.google.com [209.85.215.200]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4grhs6kdp4-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Fri, 18 Sep 2026 04:29:12 +0000 (GMT) Received: by mail-pg1-f200.google.com with SMTP id 41be03b00d2f7-cc1cade6b71so334057a12.0 for ; Thu, 17 Sep 2026 21:29:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1789705751; x=1790310551; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=LsD6XZOf+vZtB4mF6qxwR1zn9GbLPaac34Hj4VScJ6M=; b=V103Z0UlWiOmteEolEjRO0hJqmjhAhO8hG6/sq0RlDw5R4xjQZs7RZNuLRwbGUalby 1bfbExoiAgC9/9KIQGTzc3O3VX/sbN6Rtcg9XZD12vqNVA2EBn+sioidD9zeOd9E82GH 50U2OWKD/WVm5Rd15YBXClIbv/31uSV6Bn9PAqxBxSV2DF+V132XYwh6wL/NPE3TNhj2 Bpsr2lcJ2YJ8LaXPijVnpAhKSd/jFIdaFPFKt7GaxrrmN9q29b/OuyJAEitIQOhXh73u B1KyrAJL4e3d0JmsUDhZB1sQmb8s0anWEaI0l79fxIPzh5XFM7jzUmRfnV/hLoCyevnA 26vA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789705751; x=1790310551; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=LsD6XZOf+vZtB4mF6qxwR1zn9GbLPaac34Hj4VScJ6M=; b=NWhu4p45jbhL4C/2KJgDRuxFijvg9amPH/d8wet4LXzoQrkm2vT1UATQ9T1mVwIBPL 8BOPGm/ZII9x/ARjDBbwx4TBcDk6gxzJW6z9WykoTGyHKEtrlAEg1YtTLGmNda1Ktcr8 bqD4Vzgr1gnLg1fTqwOT4/6wjDp+g+8jzl8/0QgtpySDwt23x7t6rlciF01PT2OUL0q8 fFr0KW4BMa8GXEYYDppNVidA1XMbofc7kqweNp9eEBLUMtTJnNfDkRC+D4Td94ZRmQSZ Ow58dYitE2kmkB1fEPRbE7SJMwiCFsC+Cc/Sixy6fHb8bNQNJYWB/Gv1Jg7TDXCbFqkk lpQA== X-Forwarded-Encrypted: i=1; AKwUvBxewTL8EX7MPdmqG1NLNcjkUxVq3BAno8q6HEBka6XV/3OhvYKz77WslSTL1wpL7oB+fgkaWEWGGgj9@vger.kernel.org X-Gm-Message-State: AFuF++kTm5yAoEG/qpoOfn8Vn7AOCfbdkk75LFtRwtI0RSJY6N2AZh3f yMO147cw5cWcjSYSnkkdSDK1A4aDB45ypPfR1lpVx1XBolw6W7xT1Av0veXUETxFPCSWMChsRHj sBe6dWWiOePEkZRGAkCl2zVnwZO5PV2g6gJ/k5OTKaZh0qGiQvkHOkA8A+sBUHJ0G X-Gm-Gg: AYBFou1L0QhWH1kmZUfDzxN9ISeQqrxrlDfBm/0EYpe6Q6J8lAmKlq4gWKoeHWDMPil Blws0dh1EEc2dCxgf71u/1oLH489OA88117K/NLr0ZKVxbLfXwKetcXWnWfi2z/w8c+Q1LtOUml 9W/voIJN6xUb+xpxEjW7+GHxblYBebsqGhRAnVboEz0F/dVPtJhfbt0naPK2tGVO1fuyzTJ/1SA bK73C+BbxrqRS9FhlVh7MpaT2Ej2Vdvip/DnpCPXwQtJSPFngaIV88kx0+bSZ1SjLOC3yBs2NHs TqsOSkJGT6nn7JH47aFL330rl1WMABkgLDGhKyNxGlprKeFIvMiro+k1P4yzphwH0uBcnxLflEp gOhRGr6ZdJ2GKitmfR8MUGEmG7/E7vOU= X-Received: by 2002:a05:6a20:20c3:b0:3db:4bf:53fc with SMTP id adf61e73a8af0-3dd72522a1dmr8042909637.9.1789705751058; Thu, 17 Sep 2026 21:29:11 -0700 (PDT) X-Received: by 2002:a05:6a20:20c3:b0:3db:4bf:53fc with SMTP id adf61e73a8af0-3dd72522a1dmr8042879637.9.1789705750625; Thu, 17 Sep 2026 21:29:10 -0700 (PDT) Received: from WANGAOW-LAB01.ap.qualcomm.com ([114.94.8.21]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-cc5c4dba322sm214595a12.10.2026.09.17.21.29.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 17 Sep 2026 21:29:10 -0700 (PDT) From: Wangao Wang Date: Fri, 18 Sep 2026 12:28:41 +0800 Subject: [PATCH 2/6] dt-bindings: media: qcom,hawi-iris: Add Hawi video codec Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260918-add_iris_for_hawi-v1-2-ac60fd15c98b@oss.qualcomm.com> References: <20260918-add_iris_for_hawi-v1-0-ac60fd15c98b@oss.qualcomm.com> In-Reply-To: <20260918-add_iris_for_hawi-v1-0-ac60fd15c98b@oss.qualcomm.com> To: Vikash Garodia , Dikshita Agarwal , Bryan O'Donoghue , Mauro Carvalho Chehab , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Stanimir Varbanov , Abhinav Kumar , Philipp Zabel Cc: linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Wangao Wang X-Mailer: b4 0.14.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789705735; l=9201; i=wangao.wang@oss.qualcomm.com; s=20251021; h=from:subject:message-id; bh=54FLL9iRc8kj3te2Nv7oowlynIqip7DIG+tP9u5qIsA=; b=Tb/aXX0HfacRi1ExLolgr0K+3KJ+rLWF4/UpXdtHthzP690a+hSDh1QE2PxW3j1vdLqpyA6ev nTUzqX75CxVBm8gAb67Rn4c5rnHmwF9dHcRVEcId7ZLeknwH4fl9qH8 X-Developer-Key: i=wangao.wang@oss.qualcomm.com; a=ed25519; pk=bUPgYblBUAsoPyGfssbNR7ZXUSGF8v1VF4FJzSO6/aA= X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTE4MDA1NiBTYWx0ZWRfXwebg2vhI7uc6 ZoK4a9qh+pvI+4hEIyLz33mt+ht1no8x+iU1U6ew9uOgfebQJEtLAKkvXMTasaBZ4LMAJiroiWK c7rT7zzpPcmm6UQPaMcyBYyZBo1ywJJ1TJWAPXd4ZXf5evC39+HvndZdeLUAFRKcEanuaznkL1y 2ksmllSV1PLt6h40+RnWo8axhQByUT20iioa/a1qYs9PTZXkEOlRxvuE289ge3ZQUlc7RetjVOd S81l7CmKGLKAnko1+Lc7251D4Uf+LcUfaJPb5WTNj1K2pmNlwsZHXliOx5/tmiHkJyHURF8YcZf k+E57O8vbEBGwkNJ7/4oBD4hHI+pCR7QNbFRM+7sKzQJXyNfllhZLIEHrGDNKlEzQYqffjaq3aq ZBwlynR3CF49X3xXQBp3vzdn8D0qczCYl56T99TbVKez8S4+85eAZTcdg4DlMK3XSy/YHs+ZSyV WE79BA97/9sp7iLiMzw== X-Proofpoint-GUID: b0GX8EwxEoZSfQdwZkwyGpce501bAOzC X-Proofpoint-Spam-Info: AW1haW4tMjYwOTE4MDA1NiBTYWx0ZWRfX+dwTULxEMLsP +FMmRrhNeIGPEmRUyoPxkUl7KsavpX4toMdnUHMIdRus4gktPK305IFGLOStASXzLyGrARvAaOu tDK3XNdvKWF/MEEggJMhHERZs4PpNS8= X-Proofpoint-ORIG-GUID: b0GX8EwxEoZSfQdwZkwyGpce501bAOzC X-Authority-Analysis: v=2.4 cv=cvwOAF4i c=1 sm=1 tr=0 ts=6aacbe18 cx=c_pps a=oF/VQ+ItUULfLr/lQ2/icg==:117 a=Uz3yg00KUFJ2y2WijEJ4bw==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=3WHJM1ZQz_JShphwDgj5:22 a=gEfo2CItAAAA:8 a=EUspDBNiAAAA:8 a=Z9fkTJdRl1zmM-sw7WcA:9 a=QEXdDO2ut3YA:10 a=3WC7DwWrALyhR5TkjVHa:22 a=sptkURWiP4Gy88Gu7hUp:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-18_01,2026-09-16_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 bulkscore=0 malwarescore=0 adultscore=0 spamscore=0 suspectscore=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 phishscore=0 priorityscore=1501 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609180056 Add a devicetree binding for the Iris5 video encoder and decoder block found on the Qualcomm Hawi SoC. Compared to the Iris4 generation, this block has - additional power domains for internal NoC(cx & mm). - additional clock for internal NoC(cx_iface). - additional power domain and clock for apv codec. - different reset lines. Signed-off-by: Wangao Wang --- .../devicetree/bindings/media/qcom,hawi-iris.yaml | 262 +++++++++++++++++++++ 1 file changed, 262 insertions(+) diff --git a/Documentation/devicetree/bindings/media/qcom,hawi-iris.yaml b/Documentation/devicetree/bindings/media/qcom,hawi-iris.yaml new file mode 100644 index 0000000000000000000000000000000000000000..362911c6535c92bdc10b6d92b620d886acf6e502 --- /dev/null +++ b/Documentation/devicetree/bindings/media/qcom,hawi-iris.yaml @@ -0,0 +1,262 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/media/qcom,hawi-iris.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Hawi SoC Iris video encoder and decoder + +maintainers: + - Vikash Garodia + - Dikshita Agarwal + +description: + The Iris video processing unit on Qualcomm Hawi SoC is a video encode and + decode accelerator. + +properties: + compatible: + enum: + - qcom,hawi-iris + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 13 + + clock-names: + items: + - const: iface + - const: ifacec + - const: core + - const: core_freerun + - const: core_ctl_freerun + - const: core_debug + - const: cx_iface + - const: vcodec0_core + - const: vcodec_vpp0 + - const: vcodec_vpp1 + - const: vcodec_vpp0_vpp1_gating + - const: vcodec_apv + - const: vcodec_bse + + firmware-name: + maxItems: 1 + + interconnects: + maxItems: 2 + + interconnect-names: + items: + - const: cpu-cfg + - const: video-mem + + power-domains: + maxItems: 9 + + power-domain-names: + items: + - const: venus + - const: vcodec0 + - const: mxc + - const: mmcx + - const: vpp0 + - const: vpp1 + - const: apv + - const: mm-int + - const: cx-int + + resets: + maxItems: 2 + + reset-names: + items: + - const: bus0 + - const: core + + iommus: + maxItems: 4 + + dma-coherent: true + + operating-points-v2: true + + opp-table: + type: object + +required: + - compatible + - dma-coherent + - interconnects + - interconnect-names + - power-domain-names + - resets + - reset-names + +allOf: + - $ref: qcom,venus-common.yaml# + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + #include + #include + #include + + video-codec@2000000 { + compatible = "qcom,hawi-iris"; + reg = <0x02000000 0xf0000>; + + interrupts = ; + + clocks = <&gcc GCC_VIDEO_AXI0_CLK>, + <&gcc GCC_VIDEO_AXI0C_CLK>, + <&videocc VIDEO_CC_MVS0C_CLK>, + <&videocc VIDEO_CC_MVS0C_FREERUN_CLK>, + <&videocc VIDEO_CC_MVS0C_CTL_FREERUN_CLK>, + <&videocc VIDEO_CC_MVS0C_DEBUG_CLK>, + <&videocc VIDEO_CC_CX_AXI0_CLK>, + <&videocc VIDEO_CC_MVS0_CLK>, + <&videocc VIDEO_CC_MVS0_VPP0_CLK>, + <&videocc VIDEO_CC_MVS0_VPP1_CLK>, + <&videocc VIDEO_CC_MVS0_VPP0_VPP1_GATING_CLK>, + <&videocc VIDEO_CC_MVS0A_CLK>, + <&videocc VIDEO_CC_MVS0B_CLK>; + clock-names = "iface", + "ifacec", + "core", + "core_freerun", + "core_ctl_freerun", + "core_debug", + "cx_iface", + "vcodec0_core", + "vcodec_vpp0", + "vcodec_vpp1", + "vcodec_vpp0_vpp1_gating", + "vcodec_apv", + "vcodec_bse"; + + dma-coherent; + + interconnects = <&gem_noc MASTER_APPSS_PROC QCOM_ICC_TAG_ACTIVE_ONLY + &config_noc SLAVE_IRIS_CFG QCOM_ICC_TAG_ACTIVE_ONLY>, + <&mmss_noc MASTER_VIDEO_MVP QCOM_ICC_TAG_ALWAYS + &mc_virt SLAVE_EBI1 QCOM_ICC_TAG_ALWAYS>; + interconnect-names = "cpu-cfg", + "video-mem"; + + memory-region = <&video_mem>; + + power-domains = <&videocc VIDEO_CC_MVS0C_GDSC>, + <&videocc VIDEO_CC_MVS0_GDSC>, + <&rpmhpd RPMHPD_MXC>, + <&rpmhpd RPMHPD_MMCX>, + <&videocc VIDEO_CC_MVS0_VPP0_GDSC>, + <&videocc VIDEO_CC_MVS0_VPP1_GDSC>, + <&videocc VIDEO_CC_MVS0A_GDSC>, + <&videocc VIDEO_CC_MM_INT_GDSC>, + <&videocc VIDEO_CC_AXI0_CX_INT_GDSC>; + power-domain-names = "venus", + "vcodec0", + "mxc", + "mmcx", + "vpp0", + "vpp1", + "apv", + "mm-int", + "cx-int"; + + resets = <&gcc GCC_VIDEO_AXI0C_CLK_ARES>, + <&videocc VIDEO_CC_MVS0C_CTL_FREERUN_CLK_ARES>; + reset-names = "bus0", + "core"; + + operating-points-v2 = <&iris_opp_table>; + + #address-cells = <1>; + #size-cells = <1>; + dma-ranges = <0x0 0x0 0xffc00000>; + + non-pixel { + iommus = <&apps_smmu 0x1540 0x0000>, + <&apps_smmu 0x1620 0x0000>, + <&apps_smmu 0x1544 0x0000>; + iommu-ranges = <0x32000000 0xcdc00000>; + }; + + pixel { + iommus = <&apps_smmu 0x1543 0x0000>; + }; + + iris_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-150000000 { + opp-hz = /bits/ 64 <150000000 150000000 150000000 225000000>; + required-opps = <&rpmhpd_opp_low_svs_d2>, + <&rpmhpd_opp_low_svs_d2>; + }; + + opp-240000000 { + opp-hz = /bits/ 64 <240000000 240000000 240000000 360000000>; + required-opps = <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs_d1>; + }; + + opp-285000000 { + opp-hz = /bits/ 64 <285000000 240000000 240000000 360000000>; + required-opps = <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs_d0>; + }; + + opp-311000000 { + opp-hz = /bits/ 64 <311000000 338000000 311000000 430000000>; + required-opps = <&rpmhpd_opp_low_svs>, + <&rpmhpd_opp_low_svs>; + }; + + opp-420000000 { + opp-hz = /bits/ 64 <420000000 420000000 420000000 557000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs>; + }; + + opp-444000000 { + opp-hz = /bits/ 64 <444000000 444000000 444000000 634000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_svs_l1>; + }; + + opp-533000000 { + opp-hz = /bits/ 64 <533000000 533000000 533000000 782000000>; + required-opps = <&rpmhpd_opp_svs_l1>, + <&rpmhpd_opp_nom>; + }; + + opp-630000000 { + opp-hz = /bits/ 64 <630000000 630000000 630000000 928000000>; + required-opps = <&rpmhpd_opp_nom>, + <&rpmhpd_opp_turbo>; + }; + + opp-714000000 { + opp-hz = /bits/ 64 <714000000 710000000 667000000 1060000000>; + required-opps = <&rpmhpd_opp_turbo>, + <&rpmhpd_opp_turbo_l1>; + }; + + opp-826000000 { + opp-hz = /bits/ 64 <826000000 710000000 710000000 1170000000>; + required-opps = <&rpmhpd_opp_turbo>, + <&rpmhpd_opp_turbo_l3>; + }; + }; + }; -- 2.43.0