From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pz2-f42.google.com (mail-pz2-f42.google.com [74.125.228.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1EE74525A94 for ; Fri, 18 Sep 2026 21:02:19 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.228.42 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765343; cv=none; b=sbdwckSI0WRF5at6ohfiu1W55QtUB1JvIsLoptf1/CPxA9MM4W2WfG0GCdM9el1PVrgls30SoGIujwWBpgRLJ3PGBSGsTSB1h3y4suFBPtbdtkRxNLA1eVAt0yiOkHk2O2nN/VgzNSWEJD7qZSHCqduDUX1mloYeIFONo31XxxI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789765343; c=relaxed/simple; bh=5NRTfbaTrkCr5LOdsA5VA+Gzr3i5fzEHKnaeh5azfmE=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=g+dIZnKNPtxYwSSC7SQ8dUATpoR0PCii9dnlt84oHmKEPcl39kjRS48F/aoHKJvioqYVPyeADC9YITB+HJuprbgVVReYE5RAEUl3/yg0sEYj9Lum479z/3ehfvAxG6dEZj8L/CHig0m2WEjmXxiwIFzih+aZ3DlIjqw+cL5SzVY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=paNAiLK9; arc=none smtp.client-ip=74.125.228.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="paNAiLK9" Received: by mail-pz2-f42.google.com with SMTP id 41be03b00d2f7-cc4e4979c47so142717a12.2 for ; Fri, 18 Sep 2026 14:02:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789765339; x=1790370139; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=k1oWgDzzyzgn3DsMuIYLcEQN7MVtCq5GjZ4iffV4ihs=; b=paNAiLK9RuG03u1uVXuUirFeZDheY4mty0mMBm9UN195EAZlFGP7fMMqczRZR0sw2h /NS4imHDG0D4BdmTdo38axK8nnH3uQGqKxqHsfja7okaiu4nNXt55v89QkZulGM/SWHa ui4R4CHnGIWdJY1BWu2NO8ud72UphcT6BdXX4NQHbCvRn83yYdOpZIe+q5J1T2HhfIKv ieVKtG0cB4l6k+YYyIA/eUl1S7NWmXSHY32fHg291yvmxGmVaqRdGEf0/hxIv+c2Yblv DRTcCqN3q/I+nb/Dl7TmnWRUA/XrXcGo5YMeThXaAGxWm8OL+yYNRJnL4VsfxJ2R516T Jc8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789765339; x=1790370139; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=k1oWgDzzyzgn3DsMuIYLcEQN7MVtCq5GjZ4iffV4ihs=; b=ZFYjM1Z5Xf1oiMwUoWOdBKnJhQtf5pk78MqCZ1phIX8kimrMcWi8FA0JY+1J8Y2cmD L6rBKyf1IjPKEaPo+GC7d9YOwTJn7MQC1z33Y75DuICXWG4h0l5ESYKzW06Yj05GGURJ GO8oMux4PojQbmIHPDh0IYAZXlfG2m+0OGFIeB7bAN/5EE5UQ8xHrK/gBWJ6xpjpxDxQ /fLn/4mhn9EPgXOstAIlnYHqTjsS+7S5qd8HBQTToSDtDYP6AB7sdTyvwe7F3ePnnalo HtXp//4f0wwQaW07dPEmoDrbmOoqd+h4xWMWRYBvy+6jidRm/t09LkEPR3SoHqcWCfrH W7yg== X-Forwarded-Encrypted: i=1; AKwUvBxkuPvqbeCcFbunahJyZShR6IQIV86V95gVuGBqURpElWxSCu5w33xJcEsCa9LUF9CM46KIQtyCbmVs@vger.kernel.org X-Gm-Message-State: AFuF++kt8AHtpx0F1mo7v7+XUq1XusiWoXjlO+z1JF8lmWzVGx99zYIq SLMzxnScFDaEWDPmjxE5BSFuPCxZvpuK+U5RtVrK7VjE/elLk+U2JldO X-Gm-Gg: AYBFou1jzCDPGZ9BSGmEt9m9Nl/txDgPgsBICM5JbVrWkDC/uTiu3fxHmdGf7QnFhre NnGRdm5LBSDnFPLmRrDu0L5LskOFfU+2QDVKh8wXqK+mKwF5vO5Ei2Y2SivLxcVbUwwdCP2wndx P2m+q2M0JSPx4VYBIGdEFsKSpfu2XBm2DXf0at5lshI5G8XlIl2tMx641M7aTgZaPvuyTMKJV5e +eg5rDGawDTQmy6x8vs9KHYlC5c1CFtWKT9EPVtf0fKig4xBw30lDeOvyhcwnfSyiVBYiYT7qMB 8KTFvAIqyJHFzFOfs2FVBkOS621GHqmDsviXyEQVwWTf1F62YUFxA+mQPqImVyDL9jbAAnCQzh8 G66I9LIoBZi0WVg77EVNJd8D+w6vyyP1zTXMTLFXyU5SUJ2AEyAg1sKtYmgM8trD+tF8YKZt5oH N/kghFkOsWneP5Uz53ABsZ4Mf5zl1CRbANF0e4hJK4thkKxRhDjcGRVMFR7iDoqMButwinN5jJ2 m/ScNXt X-Received: by 2002:a17:90b:254a:b0:398:a2e4:c784 with SMTP id 98e67ed59e1d1-39e5940c49cmr6276032a91.1.1789765339319; Fri, 18 Sep 2026 14:02:19 -0700 (PDT) Received: from [10.198.60.252] ([2409:40c2:5404:cbbd:a461:609f:eccf:23f]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-144d55ab3a3sm1396904c88.5.2026.09.18.14.02.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 18 Sep 2026 14:02:18 -0700 (PDT) From: Bhargav Joshi Date: Sat, 19 Sep 2026 02:31:23 +0530 Subject: [PATCH v3 2/4] regulator: dt-bindings: nvidia,tegra-regulators-coupling: Convert to DT schema Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260919-ti-tps6586x-v3-2-63dd240f4684@gmail.com> References: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> In-Reply-To: <20260919-ti-tps6586x-v3-0-63dd240f4684@gmail.com> To: Liam Girdwood , Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Thierry Reding , Lee Jones , Shree Ramamoorthy , Thierry Reding , Jonathan Hunter , Dmitry Osipenko , Svyatoslav Ryhel , Laxman Dewangan Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, goledhruva@gmail.com, m-chawdhry@ti.com, daniel.baluta@gmail.com, simona.toaca@nxp.com, j.bhargav.u@gmail.com, mfd@lists.linux.dev, Thierry Reding , linux-tegra@vger.kernel.org X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=ed25519-sha256; t=1789765290; l=6027; i=j.bhargav.u@gmail.com; h=from:subject:message-id; bh=5NRTfbaTrkCr5LOdsA5VA+Gzr3i5fzEHKnaeh5azfmE=; b=Dblcb/wzIcyuZ9Qc+Jlt5lBSBRUbfl1pP3QmJWU/oxpdoLMqG2fr3Za6tjHJ7Qd0on2rJKGNt KcpF51Iu979AFq8ZabdLGx7W8ZK26OCYjHH+CT0QdAMfeJD2IBp5S/K X-Developer-Key: i=j.bhargav.u@gmail.com; a=ed25519; pk=IqNDwUZKECEA+n8wXctFLBbYL9NhFstZNbOznm/nX1k= Convert NVIDIA Tegra Regulators Coupling from legacy text to DT schema. Set additionalProperties true as this is shared schema. Signed-off-by: Bhargav Joshi --- .../regulator/nvidia,tegra-regulators-coupling.txt | 65 ------------------- .../nvidia,tegra-regulators-coupling.yaml | 74 ++++++++++++++++++++++ 2 files changed, 74 insertions(+), 65 deletions(-) diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.txt b/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.txt deleted file mode 100644 index 4bf2dbf7c6cc..000000000000 --- a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.txt +++ /dev/null @@ -1,65 +0,0 @@ -NVIDIA Tegra Regulators Coupling -================================ - -NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators. -Thus on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 -there are 2. - -Tegra20 voltage coupling ------------------------- - -On Tegra20 SoC's there are 3 coupled regulators: CORE, RTC and CPU. -The CORE and RTC voltages shall be in a range of 170mV from each other -and they both shall be higher than the CPU voltage by at least 120mV. - -Tegra30 voltage coupling ------------------------- - -On Tegra30 SoC's there are 2 coupled regulators: CORE and CPU. The CORE -and CPU voltages shall be in a range of 300mV from each other and CORE -voltage shall be higher than the CPU by N mV, where N depends on the CPU -voltage. - -Required properties: -- nvidia,tegra-core-regulator: Boolean property that designates regulator - as the "Core domain" voltage regulator. -- nvidia,tegra-rtc-regulator: Boolean property that designates regulator - as the "RTC domain" voltage regulator. -- nvidia,tegra-cpu-regulator: Boolean property that designates regulator - as the "CPU domain" voltage regulator. - -Example: - - pmic { - regulators { - core_vdd_reg: core { - regulator-name = "vdd_core"; - regulator-min-microvolt = <950000>; - regulator-max-microvolt = <1300000>; - regulator-coupled-with = <&rtc_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread = <170000 550000>; - - nvidia,tegra-core-regulator; - }; - - rtc_vdd_reg: rtc { - regulator-name = "vdd_rtc"; - regulator-min-microvolt = <950000>; - regulator-max-microvolt = <1300000>; - regulator-coupled-with = <&core_vdd_reg &cpu_vdd_reg>; - regulator-coupled-max-spread = <170000 550000>; - - nvidia,tegra-rtc-regulator; - }; - - cpu_vdd_reg: cpu { - regulator-name = "vdd_cpu"; - regulator-min-microvolt = <750000>; - regulator-max-microvolt = <1125000>; - regulator-coupled-with = <&core_vdd_reg &rtc_vdd_reg>; - regulator-coupled-max-spread = <550000 550000>; - - nvidia,tegra-cpu-regulator; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.yaml b/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.yaml new file mode 100644 index 000000000000..aae951cdce8b --- /dev/null +++ b/Documentation/devicetree/bindings/regulator/nvidia,tegra-regulators-coupling.yaml @@ -0,0 +1,74 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/regulator/nvidia,tegra-regulators-coupling.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra Regulators Coupling + +description: > + NVIDIA Tegra SoC's have a mandatory voltage-coupling between regulators. Thus + on Tegra20 there are 3 coupled regulators and on NVIDIA Tegra30 there are 2. + + On Tegra20 SoC's - there are 3 coupled regulators:CORE, RTC and CPU. The CORE + and RTC voltages shall be in a range of 170mV from each other and they both + shall be higher than the CPU voltage by at least 120mV. + + On Tegra30 SoC's - there are 2 coupled regulators:CORE and CPU. The CORE and + CPU voltages shall be in a range of 300mV from each other and CORE voltage + shall be higher than the CPU by N mV, where N depends on the CPU voltage. + +maintainers: + - Dmitry Osipenko + - Thierry Reding + +properties: + nvidia,tegra-core-regulator: + description: designates regulator as the "Core domain" voltage regulator. + type: boolean + + nvidia,tegra-rtc-regulator: + description: designates regulator as the "RTC domain" voltage regulator. + type: boolean + + nvidia,tegra-cpu-regulator: + description: designates regulator as the "CPU domain" voltage regulator. + type: boolean + +additionalProperties: true + +examples: + - | + pmic { + regulators { + core_vdd_reg: core { + regulator-name = "vdd_core"; + regulator-min-microvolt = <950000>; + regulator-max-microvolt = <1300000>; + regulator-coupled-with = <&rtc_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread = <170000 550000>; + + nvidia,tegra-core-regulator; + }; + + rtc_vdd_reg: rtc { + regulator-name = "vdd_rtc"; + regulator-min-microvolt = <950000>; + regulator-max-microvolt = <1300000>; + regulator-coupled-with = <&core_vdd_reg &cpu_vdd_reg>; + regulator-coupled-max-spread = <170000 550000>; + + nvidia,tegra-rtc-regulator; + }; + + cpu_vdd_reg: cpu { + regulator-name = "vdd_cpu"; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <1125000>; + regulator-coupled-with = <&core_vdd_reg &rtc_vdd_reg>; + regulator-coupled-max-spread = <550000 550000>; + + nvidia,tegra-cpu-regulator; + }; + }; + }; -- 2.55.0