From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-oo2-f42.google.com (mail-oo2-f42.google.com [74.125.231.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4946948C3FA for ; Sun, 20 Sep 2026 19:45:51 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.231.170 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789933552; cv=none; b=j4eIUryqHFbjAWL9o6QHjWT05jPnhNSbQ7TIc/AGXgSCFq+JzEWfvrXcWLNBZeiX9XLi2B99upeZdhlkLMOW3s8szH7xbCrhY2WwwKNQqhlB79NYA3BC87YpEznc1WBhxMApG7NayZp1SAEdVKrNfXZzaqepc0qSmx3aIAyBnq8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789933552; c=relaxed/simple; bh=e9hk5Tsdquyr+5avHPEA7bcfLf2nOdnHsiLzbvu4On4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=D1AxpbyfLvLR6ZgetGOHZ8ptubasoZedaN2HhXWrqXHSWlu5JwxjRO8+u/+Nn8nkhdbuLSv+53TneMRfYC5Q+akvci1c1yZY12ge4OQf9mr4E2JrgqwCZX3/gZKV5ackw/JzWxg5i+yy7R6lrEpAaGMEh7N2GEns+4vY7f4DitE= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=bcKnG7Xp; arc=none smtp.client-ip=74.125.231.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="bcKnG7Xp" Received: by mail-oo2-f42.google.com with SMTP id 006d021491bc7-6b1ae6b2010so1284812eaf.0 for ; Sun, 20 Sep 2026 12:45:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1789933550; x=1790538350; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=gFndLx5Yqc+lsDlrSDVoBXxkYOfQ85XX/QivbJQF5Mw=; b=bcKnG7Xp8QQRLPhF9GYfR1QMAIxkw3ofYeozH9zujO9ULcoQ24yZKfn2HuFF5YTSd9 kP2MzqGquxqZCDR38JDRjeBDJLnTthWjjaEW1pYJieNjG66q7T9QiFU1iaT7/eA3jwH4 ddS7M972oJ4enoIQlJUoHxFMWjJWy0ycpdApYqiBWG9KE2PBoYtmZJcsQc5gOZ7U6LAG Go0+Pm6nYecfOQeyiDb6wH5efFeTuis/h4M9B30EGCiOYAgimXHNyS5PAdZT0m7C1EhI MJoR4wtUmeYl/vddJEd/eE/9ysm2oo80pj+Ire3OCGYsBhOhgvKw269Y2X0ACPWIQYff yagw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1789933550; x=1790538350; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=gFndLx5Yqc+lsDlrSDVoBXxkYOfQ85XX/QivbJQF5Mw=; b=VYt9GA9HDl50CJ9vrHdoRnCe5StWOL3PCKxVGanBblMNvzGDzOaxlo0Fp2rwdjGr+1 QQXmd8bC8Vso1ZF3BT7xoccN/7Ayl3k+lZw8rhlB6SUFFY/dDvvDKOsJ6lMAZaXh/TNh 7HjTzbU/yBOsbnCFLPH8I+dD5wGxl45hBQsoFnYH4jcWjt0YiFFBc4EM6yeA+7T1fBi8 zLu5eWcoiSLtmAUD86up9D8N2I70lKiasfjVF9WOoxe9mukBbkV7zc3fvfDkexmp8QgD K0538axZhy0PqTjopXCk7mcgYvxxAWp5M9hFCyFwzO2BaBkBxEbnhSdbZDDUemr6LxTZ c/4A== X-Forwarded-Encrypted: i=1; AKwUvBya1BR6nFUTAsEdahEFfV4UYQ5r+I+HjNHzAcTxgs3hbHQ5SN6pSoutaecOiqaFyDmrE+ccFeUCWqof@vger.kernel.org X-Gm-Message-State: AFuF++nM0esJUHdyBacPGXHyowLAfGtwD7RPSOaDu9DM0HE+7BPbmtzi /cBcPAm8QzrQt0UE4gJwe9NV7w1d7xjFwlLZ0+flbOQai8WD4sw85aMe X-Gm-Gg: AYBFou0RYsIhFhnGlinUK6GMU6PaoZ/84wu8bYNvBEF84/vHcHg8BU7Clumu26hacq6 sNQaceHtfwSy2AsJiOVkBcTh7jJPZi18gBpbmjMBERLdHUepeyh+b/CocvAz1a5jcMbjtGR8Axm mul/EZGI8V205E5x+q0kjzmXA6MVwcrVGiUPacQndCHADB/CJfipn61eKDzGXWAyqBAagEH3ZDo UhDdnPXfXUMFePGBP9q6hFyY25dSK1f2V7EXBSCdaHnHeg7xkGI4wxfQ58IZ4NC/uP4EVNWbYXs HeuDg33v4gytHdbPk+GLrIW1pavbBAMq52CKse8Dfnjb3xNkRQumuIu9vqdOwpo7EPr+MFG/V9O B5zQitiCccTEGhR9wul015Rph0/wgDRfgCNW+54JoN+1JidzZsIov3jMct0LTskFxy7qRhPkHz4 54ybJ6GcbVtON+ZJoY7eEK4aRHuWzrctKNFcwnIOXX4BGdQI5YYKEejHurryBJg6CnAAHkZ7u4b 86jHyUm+QFHG45cZVr5fJeznMbIw2lzjjLNxyhD2LYV9kRwneIKJSgNAoxbBC665NHMRfWXuif7 tGDkuKknCkutHS7ivwOLOlE9EvyEercNwtFuDK3YwoiCZxqmNp6h91EGW+PIWsK62NWJN65lhrl 56FfwKkVOqvTboOdyITgo X-Received: by 2002:a05:6820:16a6:b0:6bd:af9e:a7f8 with SMTP id 006d021491bc7-6ca9a130336mr7595370eaf.10.1789933550220; Sun, 20 Sep 2026 12:45:50 -0700 (PDT) Received: from [127.0.1.1] (174-29-1-49.hlrn.qwest.net. [174.29.1.49]) by smtp.gmail.com with ESMTPSA id 586e51a60fabf-4881f4d7861sm6103834fac.1.2026.09.20.12.45.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 20 Sep 2026 12:45:49 -0700 (PDT) From: James Hilliard Date: Sun, 20 Sep 2026 13:45:32 -0600 Subject: [PATCH net-next v4 6/6] net: stmmac: sun8i: add support for Allwinner H616 EMAC1 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20260920-submit-h616-emac1-v1-v4-6-8347dfe2eb7d@gmail.com> References: <20260920-submit-h616-emac1-v1-v4-0-8347dfe2eb7d@gmail.com> In-Reply-To: <20260920-submit-h616-emac1-v1-v4-0-8347dfe2eb7d@gmail.com> To: Richard Genoud , Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Chen-Yu Tsai , Jernej Skrabec , Samuel Holland , Alexandre Torgue , Giuseppe Cavallaro , Jose Abreu , Maxime Chevallier , Maxime Coquelin , Russell King , Christian Marangi , Andrew Lunn , Heiner Kallweit , Tiezhu Yang , Huacai Chen Cc: Maxime Ripard , Alastair D'Silva , netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-sunxi@lists.linux.dev, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, James Hilliard , Andre Przywara X-Mailer: b4 0.15.2 The H616 secondary EMAC uses a separate system-control clock register and supports only RMII at 10/100 Mbps. It connects internally to the co-packaged AC200 or AC300 EPHY and has no external PHY pins. Add an EMAC1 variant using the dedicated register and enable only RMII. Leave PHY initialization to the PHY driver instead of using the H3 internal-PHY controls. No RX or TX clock delays are configured for this RMII-only variant. Co-developed-by: Richard Genoud Signed-off-by: Richard Genoud Reviewed-by: Maxime Chevallier Reviewed-by: Andre Przywara Reviewed-by: Alastair D'Silva Tested-by: Alastair D'Silva Signed-off-by: James Hilliard --- drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c | 16 ++++++++++++++++ 1 file changed, 16 insertions(+) diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c b/drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c index 9598c386bb21..0ea1860cf203 100644 --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-sun8i.c @@ -81,6 +81,13 @@ static const struct reg_field sun8i_syscon_reg_field = { .msb = 31, }; +/* EMAC1 clock register @ 0x34 in the "system control" address range */ +static const struct reg_field sun8i_syscon_reg_field_emac1 = { + .reg = 0x34, + .lsb = 0, + .msb = 31, +}; + /* EMAC clock register @ 0x164 in the CCU address range */ static const struct reg_field sun8i_ccu_reg_field = { .reg = 0x164, @@ -143,6 +150,13 @@ static const struct emac_variant emac_variant_h6 = { .tx_delay_max = 7, }; +static const struct emac_variant emac_variant_h616_emac1 = { + .syscon_field = &sun8i_syscon_reg_field_emac1, + /* The co-packaged AC200/AC300 PHY does not use the H3 PHY controls. */ + .soc_has_internal_phy = false, + .support_rmii = true, +}; + #define EMAC_BASIC_CTL0 0x00 #define EMAC_BASIC_CTL1 0x04 #define EMAC_INT_STA 0x08 @@ -1277,6 +1291,8 @@ static const struct of_device_id sun8i_dwmac_match[] = { .data = &emac_variant_a64 }, { .compatible = "allwinner,sun50i-h6-emac", .data = &emac_variant_h6 }, + { .compatible = "allwinner,sun50i-h616-emac1", + .data = &emac_variant_h616_emac1 }, { } }; MODULE_DEVICE_TABLE(of, sun8i_dwmac_match); -- 2.53.0