From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-yx2-f43.google.com (mail-yx2-f43.google.com [74.125.224.171]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0D26D2475D0 for ; Tue, 22 Sep 2026 03:47:38 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.224.171 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790048860; cv=none; b=Cu1VJs9hs0fODWHjWzjPicpfF9b+R1l4RzdySNB/v72ew0BhXf330n8WB4LCJRUSCA34UoouzbNZJGi9lT4GnLirDkLA/xbv4VlhAXG/zEicfudSBlRrr2AEkE/7JzyE9nPNPzv8phlNWWASgTy50L0Psr2e8gRxVg1Bt3CzaKM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790048860; c=relaxed/simple; bh=bgbOau0A/tgP+tSmz6HeSpp4+sp/5nJ+lGbAkKaC0PU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=BK4EqeurUejY0GVPtAGXN6mdjJUlFsaW2uoGViJSYmxEi7YMsJUDYzBry2fQBEYIX8BQaFg5CuuOs5oV42gaR6ogIAZdOMczQNQ6hchLhurXON3fYawBqlJ9xZi7fJiVa21qFEeEz+KX+9HceXqzZQeIdez0xFsII0oCBFnCkbQ= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=kkXscl5k; arc=none smtp.client-ip=74.125.224.171 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="kkXscl5k" Received: by mail-yx2-f43.google.com with SMTP id 00721157ae682-895eaf30817so39581537b3.0 for ; Mon, 21 Sep 2026 20:47:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790048858; x=1790653658; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=YQ2lTEyh9T+AWwJXsBgXvEk8Ip07SEOMmNsBvj/vfkI=; b=kkXscl5kOHfWXHJ3rXOw1HnHpVzHuHpG3q6Tswm7RTgTjW7EoN+ttsUiF76RDKlI2T f6weoi8PNrLGXPFFGOVvphq7nWyvc0p/nbyOGoDJeFFAvJU7H0OwrljmPXRnKljaDS4g Vs/78/mGMm5i4nsgQr++/npmOv6DCm7HS44ITeedkg6EsGVyZuNqpNvJCtOQjGKnA/mK 9xG9kvz1SaYE/SK6ZK1SbEeb3qVChaMuhfXWiYxyoY6hjv9JFT4o41D2gC86kiowO12Q pyS0xfuYJZ8CZyY2WYnA0dz6aj1bQQichBz+lMd78/Jk2ziN9PcRHJTzp1FzYfU5dGIC i6Ug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790048858; x=1790653658; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=YQ2lTEyh9T+AWwJXsBgXvEk8Ip07SEOMmNsBvj/vfkI=; b=jCjmyd1NIyQ7xe6MKyaACA+gcyY725si7eSQYzuq9JYo4OSqbWTtasZKSiouTB4mT/ Z4QKq5/ptlHnlqPhanuJIfTCLk6+dKRq9qq7/qjI25n8bQXCyABMPp9rEAK71pVVklRI wnAU/F0ZfD4GiunrPan4iUZ74BV/6pIOvQ+OK6W4W0Zsv/n6A7aDI0Ca/ExNBZS/iJbN lFXGdG47C7XrTFROrPnLgmk46pfJOyxnZsA7Q4uLkuMOlVW9vfMtevzueMUHB98iLqK9 /wTec8Im/YZRt5xrcac6RfoPMNJBa5YuKWfeK3ZGk/guGJ+QO5Ao51WuxMu+VxFhoJob nxdA== X-Forwarded-Encrypted: i=1; AKwUvByWklaTg/5aiwNUyVrGtQ+FVIVJ8nTKewc4vi6/M5NMIZskZ/6TTWmlj63GHsKCIl6nd+k4BHpJxO6U@vger.kernel.org X-Gm-Message-State: AFuF++ldMcCwPZD8YmIB8AB/D2ew+4ITKOuOBZiOKuiELZcYAELi4Cww hjIFjnzxotePAzDqeJ6Wa0ck0N48BNpcU1KIMmumEymA97wpLoFmCE9P X-Gm-Gg: AYBFou3EGhUq7bJz69IAMRh6r8DSSdRCh/jmuJJWfuc4vYy/QC+hevRxwRqaWhkTm/Y zY5Op+BTXjlg/lttvMPj18Y+mJwnIXSXeC6qf7Wb6xOfpBN+ctJQag22b4JSANsGvd91J3NGpvh 4XCcAIt0zJzopr7/Wvn4XDL1i2x8Xb3yM4K5XAzC+jdx/eCyGpNmFNyKfN75SKGZoREflwUccwZ OHeneUQb7UlyYp7AjPoNEKMVmQf4Mpe++zOK+yKmqnqA50qSHrHt94xjawcI4mTxcsBHDBykyxL rxI67t0viq7OJWQDdoaPXxWwmN+dgQA/TU9lyxV6hPiyn/iKhDQfDko0RjCsoq44cfgMsqaM1aZ iMB+gz8h8ATgpqaWELUsBSw9unnmxad08nc7GAKTYWM5gc9YQalgCVAR7aKJMUn+1zYJ0pFi5cQ gX+Bkypyum5epRVqEvEO9fTsSRk4j+3YQhvOB+vbngAhdhUEz8+T2RdzjQvHoi4Rio/Q== X-Received: by 2002:a05:690c:ec7:b0:89c:41f9:b8a5 with SMTP id 00721157ae682-89c41f9beabmr22270597b3.3.1790048857960; Mon, 21 Sep 2026 20:47:37 -0700 (PDT) Received: from hp ([71.12.40.102]) by smtp.gmail.com with ESMTPSA id 00721157ae682-8a2bd79e82bsm1822337b3.5.2026.09.21.20.47.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Sep 2026 20:47:37 -0700 (PDT) From: Tim Michals To: linux-sunxi@lists.linux.dev Cc: wens@kernel.org, jernej.skrabec@gmail.com, samuel@sholland.org, Tim Michals , Bjorn Andersson , Mathieu Poirier , Rob Herring , Krzysztof Kozlowski , linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Subject: [PATCH 4/7] dt-bindings: remoteproc: add allwinner sun55i rproc binding Date: Mon, 21 Sep 2026 22:47:08 -0500 Message-ID: <20260922034711.190253-5-tcmichals@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260922034711.190253-1-tcmichals@gmail.com> References: <20260922034711.190253-1-tcmichals@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Add Device Tree binding schema for the Allwinner XuanTie E906/E907 RISC-V remote processor found on A523, A527, and T527 SoCs. The remoteproc node manages the co-processor lifecycle (clocks, resets, boot vector) and IPC (hardware mailbox). Memory regions are expressed via reg entries named "cfg", "r_sram", "r_sram1", and "remap". Cc: Bjorn Andersson Cc: Mathieu Poirier Cc: Jernej Skrabec Cc: Samuel Holland Cc: Rob Herring Cc: Krzysztof Kozlowski Cc: linux-remoteproc@vger.kernel.org Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-sunxi@lists.linux.dev Signed-off-by: Tim Michals --- .../remoteproc/allwinner,sun55i-rproc.yaml | 152 ++++++++++++++++++ 1 file changed, 152 insertions(+) create mode 100644 Documentation/devicetree/bindings/remoteproc/allwinner,sun55i-rproc.yaml diff --git a/Documentation/devicetree/bindings/remoteproc/allwinner,sun55i-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/allwinner,sun55i-rproc.yaml new file mode 100644 index 000000000000..5d8b929f60b6 --- /dev/null +++ b/Documentation/devicetree/bindings/remoteproc/allwinner,sun55i-rproc.yaml @@ -0,0 +1,152 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/remoteproc/allwinner,sun55i-rproc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Allwinner XuanTie E906/E907 RISC-V Remoteproc + +maintainers: + - Jernej Skrabec + - Samuel Holland + - Tim Michals + +description: | + The Allwinner T527, A527, and A523 (sun55i) SoCs integrate a T-Head + (XuanTie) E906 or E907 RISC-V co-processor alongside the ARM Cortex-A55 + cluster. The co-processor runs bare-metal firmware loaded and lifecycle- + managed by the Linux remoteproc framework. + + The driver controls CCU-integrated clocks (bus, core) and resets + (cfg, core), programs the hardware boot-vector register, maps + internal SRAM (SRAM_A3) windows, and connects to the Allwinner + hardware mailbox (CPUX_MSGBOX) for VirtIO RPMsg IPC. + +properties: + compatible: + enum: + - allwinner,sun55i-a523-rproc + - allwinner,sun55i-a527-rproc + - allwinner,sun55i-t527-rproc + + reg: + minItems: 1 + maxItems: 4 + description: | + Memory-mapped register regions. The following named regions are + supported (all optional except at least one of r_sram or r_sram1): + "cfg" - RISC-V core control and boot-vector registers (0x07130000) + "r_sram" - Dedicated MCU SRAM Space 0 (0x07280000 / 0x07200000; 256-512 KB) + "r_sram1"- Switchable MCU SRAM Space 1 / SRAMA3_2 (0x072c0000 / 0x07280000; 256-512 KB) + "remap" - Hardware Remap Control Register (offset 0x364) + + reg-names: + minItems: 1 + maxItems: 4 + items: + enum: [cfg, r_sram, r_sram1, remap] + + clocks: + minItems: 1 + maxItems: 5 + description: | + CCU clocks required for co-processor operation. Typical clocks are + "parent" (PLL source), "bus" (interconnect gate), "core" (CPU gate), + "sram" (SRAM interconnect gate), and "msgbox" (mailbox interconnect gate). + + clock-names: + minItems: 1 + maxItems: 5 + items: + enum: [parent, bus, core, sram, msgbox] + + resets: + minItems: 1 + maxItems: 4 + description: | + CCU reset lines. Typical resets are "cfg" (configuration block), + "core" (CPU core), "sram" (SRAM interconnect), and "msgbox" (mailbox interconnect). + + reset-names: + minItems: 1 + maxItems: 4 + items: + enum: [cfg, core, sram, msgbox] + + mboxes: + minItems: 2 + maxItems: 2 + description: + Exactly two mailbox channels from the Allwinner CPUX_MSGBOX controller — + one receive channel (RISC-V-to-ARM) and one transmit channel + (ARM-to-RISC-V) — used for VirtIO RPMsg kick notifications. + + mbox-names: + items: + - const: rx + - const: tx + + firmware-name: + $ref: /schemas/types.yaml#/definitions/string + description: + Name of the ELF firmware image to load from /lib/firmware/. + Defaults to "riscv-firmware.elf" if not specified. + + memory-region: + description: + Optional phandle list of reserved memory regions for VirtIO vring + buffers or DDR carveouts. Region names "vram" and "dram" are + recognized; "trace" selects the RemoteProc trace buffer carveout. + + memory-region-names: + description: + Names corresponding to the memory-region phandle list entries. + Recognized values are "vram", "dram", and "trace". + + interrupts: + maxItems: 1 + description: + Optional hardware crash-notification interrupt. When present the + driver calls rproc_report_crash() on assertion. + + interrupt-names: + items: + - const: crash + + status: true + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - resets + - reset-names + - mboxes + - mbox-names + +additionalProperties: false + +examples: + - | + #include + #include + #include + + remoteproc@7130000 { + compatible = "allwinner,sun55i-a523-rproc"; + reg = <0x07130000 0x1000>, + <0x07280000 0x40000>, + <0x072c0000 0x40000>, + <0x07010364 0x4>; + reg-names = "cfg", "r_sram", "r_sram1", "remap"; + clocks = <&mcu_ccu CLK_BUS_MCU_RISCV_CFG>, + <&mcu_ccu CLK_MCU_RISCV>; + clock-names = "bus", "core"; + resets = <&mcu_ccu RST_BUS_MCU_RISCV_CFG>, + <&mcu_ccu RST_BUS_MCU_RISCV_CORE>; + reset-names = "cfg", "core"; + mboxes = <&msgbox 0>, <&msgbox 1>; + mbox-names = "rx", "tx"; + firmware-name = "testBasic.elf"; -- 2.53.0