From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f45.google.com (mail-wm1-f45.google.com [209.85.128.45]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4F8BF4499B6 for ; Sun, 11 Oct 2026 18:52:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.45 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791744771; cv=none; b=b5yrSsEZNuX07rWR+ym/Zfn2b/jyK2ewYrEpBL3W2AorXyV7V1/uQ5TiZ2x3P1O/+KUYZrdyhMtlegb4kk3r07VJhOIOsNTkbmNOhQkSNJqZNxMmFMhGlhwVSekZqKlH2i2NBgX63GYkI1wShVFBO6hstY6gAA5Offw+oZW0Kys= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791744771; c=relaxed/simple; bh=bfo/wMXS8Sq9s+eS6QMWg+YQ7MUmVwvDGopoTJGqgOs=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=i7SreefCZUsgFQGfG5Wyn8MavvrAn3V3b0WjEK+clVypGmKIRi4uaa/Z0MhKG/dZvvH1tKKcH5d5cBWfIQUY3Tv/xg637MGC8BKLvB0lNkSY7WRTBAACNB3cCszOZaB11/16yJtI26nqPW7GwCm3vwK43rjK+eYLXaa/k55F8pY= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=NGRfIW/2; arc=none smtp.client-ip=209.85.128.45 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="NGRfIW/2" Received: by mail-wm1-f45.google.com with SMTP id 5b1f17b1804b1-4a16af2a232so10027425e9.1 for ; Sun, 11 Oct 2026 11:52:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1791744769; x=1792349569; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=NHR1jDnXcixHLFQi9FmQqLQBMNLNa+/soRRZWs2b6JE=; b=NGRfIW/2lFAlhowVck3jYiqZ4c7+jQDnVXjrgPYUTpjjzkQcmFTuj4gkFuedGtZnb7 TLlp7hryQaIbOMlvQ4opSoYI6UcFIUEIkI1tQxXICiMEeDEoEAlpaAlX8KANVDI/JW90 btNXQAu5P8u/IKzqestMR9rQXKWZFMUdl9cqVTtSZtW8v+urkBHaZUrhgLIsI6Y+jDZy syMrybqtVfp1bCHkjdb27q1IW5dt9SHL/K9cfFc6HzDs0ORE7s7WHXp/B7EXvCebiPKh IoCttESWV2mUIM3D2LKN2MbIW7XO0AxgWT3lSrV/JWoQDk3zZdDHJ/MtoPiHo1hsztdZ OLLA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791744769; x=1792349569; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=NHR1jDnXcixHLFQi9FmQqLQBMNLNa+/soRRZWs2b6JE=; b=1R+kyDHMU3/XQHIS5OAptdhX9Rp0vyi4YR7EpwT+nJmgcCxK5zbVVjQsN+8XeB+X9S ZJPy5vm76/LCRvuMR1cXqfkvd40VNLpEDrLUg4QJW0hUedUFUTxw29pFiuCUch/BW8VN FC3uWKUD8K45kYlMjYlfv8QLSEunfYiPdJBCnM9N20cpKIMmRxzDhtz/km0Jq0lMybzK L6XcaZxwYQ+CiYSa00bBecVbSrgmjjdAn24MYJjUqLYmGOZm/qAg8K2WtTo9U+TFseLn UsMwe4yo2vtv7I9qArYklx1tmM5UMPglv6W+88O8Hx6YmvyabShxxLh6RJuSQpZ4IxiQ DV6Q== X-Forwarded-Encrypted: i=1; AKwUvBzm/ZVpruQmlC+vCjA7ZmCubWYISYP6dsSUmQVS14wOJNI/fhVxUdo1i6XeXSN7itXxTYxYwXrxHd4o@vger.kernel.org X-Gm-Message-State: AFq9FYL8GCuAxyKGA8HtKUjLv/y3PbkkhooH7OgpZ6cQiGEe2maj4KE6 dUzitZmqFk4prSQpa8WOHcVD3ouQRTlmmL97/8D+/vl87pZJxXCZC/YV X-Gm-Gg: AYBFou163tkKTxJ9jSmEg/nGwD2NIn+DGOOyNaKY4K/BGLLUS14aCCjjx/KjVB5lBRl Xw4aZwl3AxDu9/0KOnp4MXQ6e8nWt7/oQGFHUgYRvBiyA5n9vdVpBhlr+0LC9xZww+WLhtX2gZX YRLp/eWkZkH+O4t8qBS/2KTJrPT8nj+3C/r1mDF0kA9hab248f39qKaYuYPSGAJDJXzqQYt6YmJ gSlYCbHo1GRd9HD2aw8FATA0vJ0mcR88ouuTYc+vbIcotHr3TBFKVjiizZakjECiLY7D2jnrFhy hRRClgulpZrqnEsHMhTNpz6Hr486KXf/SpjlRT1en1m3IzAg/bSr3yYTuAqZeK725WgcjONNAO6 15NanNauFUziCs6LTyM7gL6xEqp0U5S+kJ/6pYGvbc6kiKM7uMlDGurcm4a7s+GtPIt9MNM5h4y 5Dqj9XghTMYWOrcwt5V12BvyVSorbNnOj3Ed14joW8bh9H0zZqQ5dpeefMbtVNDCJZ9jfHmgGND AYwmUxA7mUBJbB+SGiBkYABfkiTnUB/sRof/Qm2U7Ae65cZJPriEpy3dW6/0nPSfud3MXqZAycd 3KbYx+vBRey1da/ljM2tYa8= X-Received: by 2002:a05:600d:8644:20b0:4a1:9eb2:b2a8 with SMTP id 5b1f17b1804b1-4a19eb2b2dfmr12876165e9.29.1791744768598; Sun, 11 Oct 2026 11:52:48 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-95-235-252-189.retail.telecomitalia.it. [95.235.252.189]) by smtp.googlemail.com with ESMTPSA id 5b1f17b1804b1-4a18bf2caf4sm257418615e9.10.2026.10.11.11.52.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Oct 2026 11:52:48 -0700 (PDT) From: Christian Marangi To: Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Felix Fietkau , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christian Marangi Subject: [PATCH v8 2/3] clk: en7523: generalize register clocks function Date: Sun, 11 Oct 2026 20:52:36 +0200 Message-ID: <20261011185238.52229-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20261011185238.52229-1-ansuelsmth@gmail.com> References: <20261011185238.52229-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Airoha AN7583 SoC will use the same logic used by Airoha EN7581 SoC to register clocks. Generalize it to register clocks defined in soc_data. Add the clocks definition in EN7581 SoC to support this new implementation. Signed-off-by: Christian Marangi --- drivers/clk/clk-en7523.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/drivers/clk/clk-en7523.c b/drivers/clk/clk-en7523.c index 24fdec2e6198..ec66a504d4c5 100644 --- a/drivers/clk/clk-en7523.c +++ b/drivers/clk/clk-en7523.c @@ -147,6 +147,7 @@ struct en_clk_priv { struct en_clk_soc_data { u32 num_clocks; + const struct en_clk_desc *base_clks; const struct clk_ops pcie_ops; int (*hw_init)(struct platform_device *pdev, struct clk_hw_onecell_data *clk_data); @@ -745,12 +746,15 @@ static int en7523_clk_hw_init(struct platform_device *pdev, static void en7581_register_clocks(struct device *dev, struct clk_hw_onecell_data *clk_data, struct regmap *map, void __iomem *base) { + const struct en_clk_soc_data *soc_data; struct clk_hw *hw; u32 rate; int i; - for (i = 0; i < ARRAY_SIZE(en7581_base_clks); i++) { - const struct en_clk_desc *desc = &en7581_base_clks[i]; + soc_data = device_get_match_data(dev); + + for (i = 0; i < soc_data->num_clocks - 1; i++) { + const struct en_clk_desc *desc = &soc_data->base_clks[i]; u32 val, reg = desc->div_reg ? desc->div_reg : desc->base_reg; int err; @@ -1226,6 +1230,7 @@ static const struct en_clk_soc_data en7523_data = { }; static const struct en_clk_soc_data en7581_data = { + .base_clks = en7581_base_clks, /* We increment num_clocks by 1 to account for additional PCIe clock */ .num_clocks = ARRAY_SIZE(en7581_base_clks) + 1, .pcie_ops = { -- 2.55.0