Devicetree
 help / color / mirror / Atom feed
From: Rob Herring <robh@kernel.org>
To: Linus Walleij <linusw@kernel.org>
Cc: "Krzysztof Kozlowski" <krzk+dt@kernel.org>,
	"Conor Dooley" <conor+dt@kernel.org>,
	"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
	"Florian Fainelli" <florian.fainelli@broadcom.com>,
	"Broadcom internal kernel review list"
	<bcm-kernel-feedback-list@broadcom.com>,
	"Russell King" <linux@armlinux.org.uk>,
	"William Zhang" <william.zhang@broadcom.com>,
	"Anand Gore" <anand.gore@broadcom.com>,
	"Kursad Oney" <kursad.oney@broadcom.com>,
	"Rafał Miłecki" <rafal@milecki.pl>,
	devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 1/3] dt-bindings: arm: cpus: Add brcm,bca-smp enable method
Date: Thu, 22 Oct 2026 09:15:41 -0500	[thread overview]
Message-ID: <20261022141541.GA1009304-robh@kernel.org> (raw)
In-Reply-To: <20261021-genexis-xg6846-smp-v7-3-rc1-v3-1-7c871f1755db@kernel.org>

On Wed, Oct 21, 2026 at 05:09:52PM +0200, Linus Walleij wrote:
> BCMBCA systems booted through CFE can release a secondary CPU by
> writing its ARM-state entry address to a 32-bit MMIO mailbox and
> sending a wakeup interrupt.
> 
> Document brcm,bca-smp and its single-cell cpu-release-addr property.
> The boot CPU does not need a mailbox; secondary CPUs do. Add a
> Cortex-A7 example showing both CPU nodes.
> 
> Suggested-by: William Zhang <william.zhang@broadcom.com>
> Signed-off-by: Linus Walleij <linusw@kernel.org>
> ---
>  Documentation/devicetree/bindings/arm/cpus.yaml | 36 +++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
> 
> diff --git a/Documentation/devicetree/bindings/arm/cpus.yaml b/Documentation/devicetree/bindings/arm/cpus.yaml
> index 5be89c584026..6771b85f757b 100644
> --- a/Documentation/devicetree/bindings/arm/cpus.yaml
> +++ b/Documentation/devicetree/bindings/arm/cpus.yaml
> @@ -255,6 +255,7 @@ properties:
>            - amlogic,meson8b-smp
>            - arm,realview-smp
>            - aspeed,ast2600-smp
> +          - brcm,bca-smp
>            - brcm,bcm11351-cpu-method
>            - brcm,bcm23550
>            - brcm,bcm2836-smp
> @@ -471,6 +472,20 @@ allOf:
>      then:
>        required:
>          - secondary-boot-reg
> +  - if:
> +      properties:
> +        enable-method:
> +          const: brcm,bca-smp
> +      required:
> +        - enable-method
> +    then:
> +      properties:
> +        cpu-release-addr:
> +          $ref: /schemas/types.yaml#/definitions/uint32
> +          description:
> +            Physical address of the 32-bit MMIO mailbox read by CFE after
> +            a wakeup interrupt. Required on secondary CPUs. The kernel
> +            writes the ARM-state entry address before sending the interrupt.

required:
  - cpu-release-addr

??? But cpu0 doesn't have an address. Is there really no address or you 
just omitted because you don't really need it. Should still be there in 
the latter case IMO.

Alternatively, add the enable-method value to the existing section that 
does this. Also, there might be other cases that are a 32-bit address 
and need this same constraint.

>    - if:
>        properties:
>          enable-method:
> @@ -712,4 +727,25 @@ examples:
>          cpu-release-addr = <0 0x20000000>;
>        };
>      };
> +  - |
> +    // Example 5 (Broadcom BCMBCA with CFE):
> +    cpus {
> +      #size-cells = <0>;
> +      #address-cells = <1>;
> +
> +      cpu@0 {
> +        device_type = "cpu";
> +        compatible = "arm,cortex-a7";
> +        reg = <0>;
> +        enable-method = "brcm,bca-smp";
> +      };
> +
> +      cpu@1 {
> +        device_type = "cpu";
> +        compatible = "arm,cortex-a7";
> +        reg = <1>;
> +        enable-method = "brcm,bca-smp";
> +        cpu-release-addr = <0xff800568>;
> +      };
> +    };
>  ...
> 
> -- 
> 2.56.0
> 

  reply	other threads:[~2026-10-22 14:15 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-10-21 15:09 [PATCH v3 0/3] ARM: bcm: Enable CFE SMP on BCMBCA Linus Walleij
2026-10-21 15:09 ` [PATCH v3 1/3] dt-bindings: arm: cpus: Add brcm,bca-smp enable method Linus Walleij
2026-10-22 14:15   ` Rob Herring [this message]
2026-10-24  4:20     ` William Zhang
2026-10-21 15:09 ` [PATCH v3 2/3] ARM: bcm: Add CFE SMP support for BCMBCA Linus Walleij
2026-10-24  4:15   ` William Zhang
2026-10-21 15:09 ` [PATCH v3 3/3] ARM: dts: broadcom: Use CFE CPU bring-up on the XG6846B Linus Walleij
2026-10-21 15:29   ` sashiko-bot
2026-10-24 19:44     ` Linus Walleij
2026-10-24  4:16   ` William Zhang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20261022141541.GA1009304-robh@kernel.org \
    --to=robh@kernel.org \
    --cc=anand.gore@broadcom.com \
    --cc=bcm-kernel-feedback-list@broadcom.com \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=florian.fainelli@broadcom.com \
    --cc=krzk+dt@kernel.org \
    --cc=kursad.oney@broadcom.com \
    --cc=linusw@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux@armlinux.org.uk \
    --cc=lpieralisi@kernel.org \
    --cc=rafal@milecki.pl \
    --cc=william.zhang@broadcom.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox