From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=209.85.128.43 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793016576; b=5aMPT9JueKis0Wv7mYXYBkR9JGRXFGl8MPpD37pLPuYmSpL6DEwR508IZqIRJxo7KKOn q0dDd47rj4EuPm7v6gY4RbBnSUhxYTxnamFemwagoRAM+G3MuDwcxJ816Ndso1iA9f43J Vqo1sIYggJEOdIzahFv3bjZI7MQ8Mxf2SpJHqiN4f2KENoYTDwMfRmcJNHI/OV2q7ovXs ahCptFyOv4yc5JeLMtmCvVgXNPoz8ly6pnJn/ZgZRWXEOTTOj8jfw0H9P6WMXHrNL471p +TInNFJ6qn+Cez77SiYtZO1wZpDgXfegCTbmF0D72kN+eFEjgEn7ROPDF3nPG9XXaIA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793016576; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: From:To:Cc:Subject:Date:Message-ID:X-Mailer:In-Reply-To:References: MIME-Version:Content-Transfer-Encoding; bh=Ldjmu4YxDeIPKd/4OJCM5t43rtkZTUWpd+k6Mdr7ueA=; b=RnPCtfhfpNPecCGNxTN7bAlzrwL9QajWQgc5jaSJ1yg9ddyUTe/SrKNlaQfFwWx9PVMi mVjjTcqlKU9ravspkGgNufpJGpf++37C68/u1AovQlnDwRrujxdw04lhf5BeqGaoQvmJL ANsEQg9O8W0ullTs1Dr4cuTYoOGi9yfurP2ngkIJRt3FlftnI+vgXhpbVfr4rzGhFBD1v wgJ8H5vDNJ7xsSqAAToabr+tMc3OTWHe8yrOr87h91gosH+TJlOGc2FeIu4AF1aUkWTT2 rVQc/eoJImpCTJspUscmeu6HkhKs2KQyUXgNJP+MUv6K1mEHrVJ+qyOoHi+NSZqtvlA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20251104 header.b=iIUte97a; arc=none smtp.remote-ip=209.85.128.43 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id F1732606A323 for ; Mon, 26 Oct 2026 12:09:35 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org F1732606A323 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20251104 header.b=iIUte97a Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-4a2069b9710so27738365e9.2 for ; Mon, 26 Oct 2026 05:09:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1793016574; x=1793621374; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Ldjmu4YxDeIPKd/4OJCM5t43rtkZTUWpd+k6Mdr7ueA=; b=iIUte97aZggi1ofFx441f7srimg+KRDXl/VmYiuWpcYhadX+Ovwfl4Rh6DwuiJo3Yr B6X1SRL1QwmK1NMBD0B9Q443BGgzJTdLi+MZCawjeW8rN90arvLoMnrtTpJc7/mLluS4 TVxwb82PiDs7/jGS9D5e5z+nMd4j2zGYcmvtwiqzFC9q+AzKtbc0u3feJuOs9cjhQyDl 49qgIVHn1kly6YBjJCy9qpQpl8DOvzZFmpOBvIGdf5dbFTx4OKjtpmvG8CyNceLUNMSb JWMhYaKHBzu1TsYp5uIqVXGuUTnWEgON/ZpQPtZ8AhZAE3spwZVntcErtvMPpPR9vwzm fWmg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793016574; x=1793621374; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Ldjmu4YxDeIPKd/4OJCM5t43rtkZTUWpd+k6Mdr7ueA=; b=gIWt30lIHpuu/rhBqDJeI542Ibd03CXM0rGLgvGzrU36reVm54cdqVfZegwEPb9Tsi HEezg07tZXngIVxYthn5LqeumIo9nq08Fd8yXvGWrPEaAsR9fUVhp7ZW1sVUvJKyQGU4 MZLdaTg6HimQ3HnlP1WvNPWm/t7dpVv0rib1A7GU7CCaTGGXftHUhbBClmLfPzrvzpuy ZY+xxfTRkpCQdc5GxbulpFOYGub9MCP/EO7c8/3tDfVu2ioZFjao08dFhEjydDi/MQsi MWU0CtX114Mm0LylPQFP+0vOoNaAwESdcqLvH7HXeCiq7kcMun/QqeWt0uMVsxLaLoRW RvUw== X-Forwarded-Encrypted: i=1; AKwUvBy31sa5S20Cm8yDksA51rlYRm67xdjYpA8fEUo2miHBnCWlog9iLGbks7h+ywLFKeVQ3dDmrgML4doj@vger.kernel.org X-Gm-Message-State: AFq9FYJUnZdJh9f6A7ZhDn4mXDrD5C8lY1GI+5FhiNj0DLODR2xcwPDe Y19/nEVqsn9HixZVQPswIhGihqlFoNmPdOFM3Ae09cR+TnbbWgihIMsZ X-Gm-Gg: AYBFou3BjtNYv+h01hRP46xu9y/11upY1yONfSUzcXAhIqup8GsNLKA3bh8hqou9fet 6FB22kd6NIqxy8z1Cm1+sqXC2qRoJmH8pzTCWxFJH7QQXMppJNxruz13DAXUok50WA0P+GQ6m/x W9Sw3q4GgorSy13kkYM8kwsLOBJfVMeaGExL3EDxrsGvCiHxD5awWL3AEfO38mDjNSbQ3E779oF j2GYhALC/n3nUX2JdHzQBzs1NHwzZGuZDIAlJtyE+Neu9kEMQEx56zyOX2FdLp0WqD03eqTGqVq 1y/y3yKFszj6uvy95gm5dCrudUaXGG45MYiWF1Fe9/luqyzBMf4QdLeSuCRttwBihz2FZlOSGLz em4wjN9b/r1Pr9gk/9CDxjOonKooWFkzbqIvqw/ZIGbfL0eCo23pMtoAHwdg5B5Fn6igv/StcIo GKfzjtAaVpov0t0lTuZ88LEbDNJ0Er5qUgPSmV+SHY3keDHA+ODY+EgyjteQlFL8YRSTMgnal+u Ejo3FR0FBR+xPQcieIiA7tEOK4m4EFrGPeIRr/JZ3D1XZzh7GiLJ+GTAT47MQGiq0LIIK6+Wfbj ZI43Q7fjQK04RzlHtWzIItyQtpVh7u7AtnUNAXG9wuni8XiBP6Q0XnY2dE8wuJW8w6mLGQ7R5wK XFA8t X-Received: by 2002:a05:600c:1987:b0:4a1:db17:c7e6 with SMTP id 5b1f17b1804b1-4a35ac3a7b1mr111607605e9.2.1793016574151; Mon, 26 Oct 2026 05:09:34 -0700 (PDT) Received: from threadripper-fedora-workstation (dh207-14-234.xnet.hr. [88.207.14.234]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4a35a00e1b0sm152200695e9.3.2026.10.26.05.09.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 26 Oct 2026 05:09:33 -0700 (PDT) From: Robert Marko To: andersson@kernel.org, abelvesa@kernel.org, sboyd@kernel.org, bmasney+clk@redhat.com, jbrunet+clk@baylibre.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, konradybcio@kernel.org, taniya.das@oss.qualcomm.com, ansuelsmth@gmail.com, john@phrozen.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Robert Marko Subject: [PATCH v2 3/4] clk: qcom: gcc-ipq8074: Align CMN PLL inputs with binding Date: Mon, 26 Oct 2026 13:08:14 +0100 Message-ID: <20261026120920.1667982-3-robimarko@gmail.com> X-Mailer: git-send-email 2.56.0 In-Reply-To: <20261026120920.1667982-1-robimarko@gmail.com> References: <20261026120920.1667982-1-robimarko@gmail.com> X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit The GCC binding names the CMN PLL inputs bias_pll_cc and bias_pll_nss_noc. Use those names as fw_name so GCC resolves the clocks through DT references. Keep the existing .name values as fallbacks for older device trees without these optional inputs. Signed-off-by: Robert Marko --- Changes in v2: - New patch to align GCC parent lookups with the binding input names. drivers/clk/qcom/gcc-ipq8074.c | 16 ++++++++-------- 1 file changed, 8 insertions(+), 8 deletions(-) diff --git a/drivers/clk/qcom/gcc-ipq8074.c b/drivers/clk/qcom/gcc-ipq8074.c index 1329ea28d703..68c080d49154 100644 --- a/drivers/clk/qcom/gcc-ipq8074.c +++ b/drivers/clk/qcom/gcc-ipq8074.c @@ -1132,7 +1132,7 @@ static const struct freq_tbl ftbl_nss_noc_bfdcd_clk_src[] = { static const struct clk_parent_data gcc_xo_bias_pll_nss_noc_clk_gpll0_gpll2[] = { { .fw_name = "xo", .name = "xo" }, - { .fw_name = "bias_pll_nss_noc_clk", .name = "bias_pll_nss_noc_clk" }, + { .fw_name = "bias_pll_nss_noc", .name = "bias_pll_nss_noc_clk" }, { .hw = &gpll0.clkr.hw }, { .hw = &gpll2.clkr.hw }, }; @@ -1357,7 +1357,7 @@ static const struct freq_tbl ftbl_nss_ppe_clk_src[] = { static const struct clk_parent_data gcc_xo_bias_gpll0_gpll4_nss_ubi32[] = { { .fw_name = "xo", .name = "xo" }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, { .hw = &gpll0.clkr.hw }, { .hw = &gpll4.clkr.hw }, { .hw = &nss_crypto_pll.clkr.hw }, @@ -1411,7 +1411,7 @@ static const struct clk_parent_data gcc_xo_uniphy0_rx_tx_ubi32_bias[] = { { .fw_name = "uniphy0_gcc_rx_clk", .name = "uniphy0_gcc_rx_clk" }, { .fw_name = "uniphy0_gcc_tx_clk", .name = "uniphy0_gcc_tx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map gcc_xo_uniphy0_rx_tx_ubi32_bias_map[] = { @@ -1463,7 +1463,7 @@ static const struct clk_parent_data gcc_xo_uniphy0_tx_rx_ubi32_bias[] = { { .fw_name = "uniphy0_gcc_tx_clk", .name = "uniphy0_gcc_tx_clk" }, { .fw_name = "uniphy0_gcc_rx_clk", .name = "uniphy0_gcc_rx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map gcc_xo_uniphy0_tx_rx_ubi32_bias_map[] = { @@ -1704,7 +1704,7 @@ static const struct clk_parent_data gcc_xo_uniphy0_rx_tx_uniphy1_rx_tx_ubi32_bia { .fw_name = "uniphy1_gcc_rx_clk", .name = "uniphy1_gcc_rx_clk" }, { .fw_name = "uniphy1_gcc_tx_clk", .name = "uniphy1_gcc_tx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map @@ -1774,7 +1774,7 @@ static const struct clk_parent_data gcc_xo_uniphy0_tx_rx_uniphy1_tx_rx_ubi32_bia { .fw_name = "uniphy1_gcc_tx_clk", .name = "uniphy1_gcc_tx_clk" }, { .fw_name = "uniphy1_gcc_rx_clk", .name = "uniphy1_gcc_rx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map @@ -1842,7 +1842,7 @@ static const struct clk_parent_data gcc_xo_uniphy2_rx_tx_ubi32_bias[] = { { .fw_name = "uniphy2_gcc_rx_clk", .name = "uniphy2_gcc_rx_clk" }, { .fw_name = "uniphy2_gcc_tx_clk", .name = "uniphy2_gcc_tx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map gcc_xo_uniphy2_rx_tx_ubi32_bias_map[] = { @@ -1907,7 +1907,7 @@ static const struct clk_parent_data gcc_xo_uniphy2_tx_rx_ubi32_bias[] = { { .fw_name = "uniphy2_gcc_tx_clk", .name = "uniphy2_gcc_tx_clk" }, { .fw_name = "uniphy2_gcc_rx_clk", .name = "uniphy2_gcc_rx_clk" }, { .hw = &ubi32_pll.clkr.hw }, - { .fw_name = "bias_pll_cc_clk", .name = "bias_pll_cc_clk" }, + { .fw_name = "bias_pll_cc", .name = "bias_pll_cc_clk" }, }; static const struct parent_map gcc_xo_uniphy2_tx_rx_ubi32_bias_map[] = { -- 2.56.0