From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=74.125.82.181 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793257405; b=DJfPQfzW1oMuzBEzftW+WwnNITh2D+ADhJgjtrlKQMOMObR5zW5QUpz0XXNfaLidpUGQ XfInQZztbnhAzDJ48NNO/9jLPOqLOZB4Da7f3PMH2erYq4MNJXMAJqv+Ln3CXukbX7x5L PoYZGtM8e4qLi2DEs2LRTlDcK7VtdUXWefrnYS9oV3kF3JKzZqsePcT1hkoriAU+T8wc8 p0DF3aerQcC7e2Up7LcKPi+FwPZttLgmoIX70+BL7e9DvlhEYEoZwCcTJMXtKzFP9ln+i A/ZqcOhqq8qE+uClkKx6zFY8r0taQdvcYO7JxArLOHE0qjaowHgFzCpMyiUJzGlKvxA== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793257405; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: From:Subject:Date:Message-Id:MIME-Version:Content-Type: Content-Transfer-Encoding:X-B4-Tracking:To:Cc:X-Mailer: X-Developer-Signature:X-Developer-Key; bh=3b6vdH2+jz8Vj41dc+Mlr3MP2syrLhugxkFarVQVfaw=; b=ZOFU+h3dK/LREfbjJlZYCGCrwc5frOp941YafFhnt5QMCPGWIuhAXwt8tqvQd2+2XwRS B2J8oNXdzqm1MkEu6PNhtloyeQdJO03pLGoh1cfBEE8SJHLwVSIIMaFcUawI0JEuqvyxR iWLjSH+bOAsHIF9mgdOE3P+UhH3PgM2MojITJwaNa9drwE0QUvNhVllYOeSFjukfHSgWh PSdRPbbQlCk8NwPs5Eup9MXAbvXJSYsO6FX443X+kN6RpMKLVUTgaNIJ2+t2n/Okkr+97 vK3wNvAR1K42FBhh8rRpfn5p4fG0yBeMqsTuEf8yee/8BKb+u+YYU7QfPi4KQRn7lTw== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=DqD7hgyn; arc=none smtp.remote-ip=74.125.82.181 Received: from mail-dy1-f181.google.com (mail-dy1-f181.google.com [74.125.82.181]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id A065A606A324 for ; Thu, 29 Oct 2026 07:03:24 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org A065A606A324 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=DqD7hgyn Received: by mail-dy1-f181.google.com with SMTP id 5a478bee46e88-36a0f27c9f4so2756016eec.1 for ; Thu, 29 Oct 2026 00:03:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1793257404; x=1793862204; darn=vger.kernel.org; h=cc:to:content-transfer-encoding:content-type:mime-version :message-id:date:subject:from:from:to:cc:subject:date:message-id :reply-to:content-type; bh=3b6vdH2+jz8Vj41dc+Mlr3MP2syrLhugxkFarVQVfaw=; b=DqD7hgynyTM/03cNIhthLnim5lUHOcm9EuUdqKU8mQK0rsVXiPVYBfTtn92MGF/000 LfIoDIH9EqWpxO654xPBZfGrMyhMH1Jdj7iCaqLmHFG/S2yQUnkBJyMPM4LSI90/W2EG kMSecfaLX2HyrM8N3q0BqRd5MyRb2QmQ+ThDwV3yFQ+ipZbFgwb52atj0K6Jo5a5FUsV h56LvxLm0cYG+lz+U42qKhp+nZEqUJzxrGMXQyR7tMC++SrUedHLcIaIli9PqYrecTuj avbDojozjUEReS6doZPuw9gDZQQ4v78dm953vTJKN1eJnim5EQ3l4b8OlQclbU4u08Cr ZD2w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793257404; x=1793862204; h=cc:to:content-transfer-encoding:content-type:mime-version :message-id:date:subject:from:x-gm-gg:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to:content-type; bh=3b6vdH2+jz8Vj41dc+Mlr3MP2syrLhugxkFarVQVfaw=; b=tB4iQ0ElSzrNwLkjeKfv9ST9qA4ZAwmj28bcJ2+hqHXk1LK8QNs04mZSrn3tiITy7n xoVbSGhzZYP99G4cuq3WFmdOPQvmRbQhPJ92wDfYs1b5dTHfr3ehaDVqPsg2WOe/xSw0 2d0ceoapxSoSIc1HKw96aqnpvl1IpZbpefUuQ6X9h/bz50EEVNPmQ3Y15V1fJUYrWG4X usoxqZ1LMvNPwQxzJv/P1Ch4r2vA7Z4h3mHU+684Az5P04AptORQjP0cyyZs/3XG7Nvw qvQkJsCZi6Hua/1k82m8ISIzfzE5UxTBeJ6OuFHptGesVo++kpqi1E5i5ITFrOcXBKqV ZVvQ== X-Forwarded-Encrypted: i=1; AKwUvBz1wNXyQniGyDUFXTTj6oUb2LnEIlEgSxhQm2YgBeZMA+kN9Ra7N0d/L1GiZKWl41zyxkJ0BXZrDIj1@vger.kernel.org X-Gm-Message-State: AFq9FYJQizFAw8tMa92Txx/BQRxr+9zOO/p38edVKutDMY/ShRYa7yFG 2xjfqHKN8V3PuebdihXgMVXAlwh4UFNXIyvFODGTNEn5v2GJMQtLjubl X-Gm-Gg: AYBFou1FwU6+jdUEeFgl5ZwPHvW97uBBYDVN+D7wWNKtZKtnNh1wyxQ/Js1f17VrvhP j/RZO49KY145JkBM7ACXPoPpdF2VOHh8GYm3ClqXBO4jDD2x3tbOW2NywmE98SnsM8NPLtbmje0 BfYjfZb92OxHY74yjyLLw8tIDQOeNtoij3xj5BPEx0zdhrlnxNTOdsgXWeuT/ZgfdURzcY1cO1v OguaqwmPIDYVH3Ct/MotMJIooEJ+lSoOxMtQ1F9gasnGEgJYRcazpjFqkfnouJun6U5XcDBFrLa TBS1C8OQp3nPllXZLHAel/rKIXNpOdlVJB/lr4dAYQp4FqfekLjk3IfI2hOvwQZs+dFtsuCeYoS ycuPwvUp4z94paSyl46Y3NjKw2l1Nq13LE5w35PF/GEKz3bQUjzvfbIL26Wmncwj4O7o3boUsK0 u8vB8GEFmc8beCc+PEM6WPKZxj70q2KO5p9w9qXXrq1qowrtPrEZznim1ZpWwP85N8CzP6Z97AN ppjSQoX+qOSiI+SaYvSpi+F8MjdD3G1Vr+U05gPYJ8tNM2zam+i4+8uYv7WxCrQ+l/TPE461pfC JOvtK2a9VR1isCj3VjVwHcGZYQkQVR03Z5Imyl6NOLO8bPuhVzd2oWVgU3gIRHbIXvkuOzxVBbP 0PxYX3W0= X-Received: by 2002:a05:693c:42d3:b0:36a:2383:eb51 with SMTP id 5a478bee46e88-36a2383ec49mr5494275eec.26.1793257403363; Thu, 29 Oct 2026 00:03:23 -0700 (PDT) Received: from Sobhana.localdomain ([152.58.200.233]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-36a2398fa4csm16955443eec.24.2026.10.29.00.03.15 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Oct 2026 00:03:22 -0700 (PDT) From: Sreeshankar K Subject: [PATCH RESEND v11 0/5] Add initial support for Qualcomm SM7250 SoC Date: Thu, 29 Oct 2026 07:02:57 +0000 Message-Id: <20261029-master-v11-0-2c29e382162c@gmail.com> X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit X-B4-Tracking: v=1; b=H4sIAKHv4moC/6tWKk4tykwtVrJSqFYqSi3LLM7MzwNyDA11FJSSM xLz0lN1M1OAAkpGBkZmhgZGlrq5icUlqUW6iQbGFuZmFhaWBiZmSkDFBUWpaZkVYJOilYJcg13 9XJRia2sBw02Md2EAAAA= To: Bjorn Andersson , Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Danila Tikhonov , David Wronek , Abel Vesa , Robert Marko , Guru Das Srinagesh , "Rafael J. Wysocki" , Viresh Kumar , Manivannan Sadhasivam Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Sreeshankar K , Krzysztof Kozlowski X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1793257394; l=6160; i=sreeshankar0910@gmail.com; s=20261029; h=from:subject:message-id; bh=pMaV3p1wY/hJ19yVZNVUSH6boZE8iznCu8d5b6Dyemw=; b=LwPehCJnihIRvMueFhLEqIdojCA/JwtVKPuYsUDw522On0R9tTY1rSkXbTjqDNPHDjGf1RiWG uPX3Hqn5vvjCxMd4yqS4Xi2FRAh/SYDQ16/HLu8FoVDnd8Q38+YLd+P X-Developer-Key: i=sreeshankar0910@gmail.com; a=ed25519; pk=CGSHduvtn2hwLCNRXRc9s/fh6X8PH/zNdp08zC8hOuQ= This patchset introduces foundational upstream support for the Qualcomm SM7250 SoC (internally codenamed Lito). SM7250 is an ARMv8.2-A platform manufactured on a 7nm process, featuring an octa-core Kryo 475 CPU configuration (1x Prime Cortex-A76, 1x Gold Cortex-A76, and 6x Silver Cortex-A55) and Adreno 620 GPU. This patchset is organized as follows: > Document relevant device tree bindings (SoC ID, Kryo 475 CPUs, SCM, PDC, RPMh clocks/power domains, GCC and cpufreq hardware). > Add driver support for SM7250 in socinfo, rpmh-clk, rpmhpd, and GCC. > Add the base SoC DTSI (sm7250.dtsi) defining the cpus, PSCI, interrupt controllers, clock providers, power domains, and reserved memory. >-----------------------------------------------------------------------------< Merged patches: dt-bindings: arm: qcom,ids: Add SoC ID for SM7250 soc: qcom: socinfo: Add SM7250 SoC ID dt-bindings: clock: qcom,rpmhcc: Document RPMHCC compatible clk: qcom: rpmh: Add SM7250 rpmh clocks dt-bindings: power: qcom,rpmhpd: Document RPMh power domain for SM7250 pmdomain: qcom: rpmhpd: Add RPMh power domains dt-bindings: arm: cpus: Document Kryo 475 CPUs dt-bindings: interrupt-controller: qcom,pdc: Document SM7250 PDC Pending patches: dt-bindings: clock: Add SM7250 global clock controller clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 dt-bindings: firmware: qcom,scm: Document SM7250 SCM dt-bindings: cpufreq: qcom-hw: Document SM7250 cpufreq hardware arm64: dts: qcom: Add SM7250 devicetree file >------------------------------------------------------------------------------< Previous v11: https://lore.kernel.org/linux-arm-msm/20261016042432.824-1-sreeshankar0910@gmail.com/T/#t Changelog [v11]: [PATCH v11 2/5] clk: qcom: Add Global Clock Controller (GCC) driver > Drop hw_ctl clock branches > Populate default values for GDSCs Link [v10]: https://lore.kernel.org/linux-arm-msm/20261015051926.13752-1-sreeshankar0910@gmail.com/T/#t Changelog [v10]: [PATCH v10 2/6] clk: qcom: Add Global Clock Controller (GCC) driver > Update .halt_check and .ops are per the review. Link [v9]: https://lore.kernel.org/linux-arm-msm/20260901092447.3028-1-sreeshankar0910@gmail.com/T/#t Changelog [v9]: [PATCH v9 04/13]: clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 > Make all clk_init_data instances const across the driver. Link [v8]: https://lore.kernel.org/linux-arm-msm/20260901070717.20513-1-sreeshankar0910@gmail.com/T/#t Changelog [v8]: Same as v7. Resending the full patchset as v8 due to a transmission interruption during v7. Link [v7]: https://lore.kernel.org/linux-arm-msm/20260901064357.20055-1-sreeshankar0910@gmail.com/T/#t Changelog [v7]: [PATCH v7 04/13]: clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 > Fixed missing (struct device *dev) in gcc_sm7250_clk_regs_configure Link [v6]: https://lore.kernel.org/linux-arm-msm/20260824150156.1310-1-sreeshankar0910@gmail.com/T/#t Changelog [v6]: [PATCH v6 04/13]: clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 > Make all clk_init_data instances const across the driver. Link [v5]: https://lore.kernel.org/linux-arm-msm/20260824130437.2771-1-sreeshankar0910@gmail.com/T/#t Changelog [v5]: [PATCH v5 13/13]: arm64: dts: qcom: Add SM7250 devicetree file > Reformat multi-entry phandle lists (domain-idle-states) to '<&a>, <&b>'. > Reformat multi-entry tuples and string lists (qcom,pdc-ranges, qcom,tcs-config, reg-names) to one item per line. > Enable QUPv3 wrapper globally by dropping 'status = "disabled"'. > Move compatible property to first. > Remove clock-frequency property for timer. Link [v4]: https://lore.kernel.org/linux-arm-msm/20260821154030.2514-1-sreeshankar0910@gmail.com/T/#t Changelog [v4]: [PATCH v4 04/13] clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 > Update .fw_name with .index [PATCH v4 13/13] arm64: dts: qcom: Add SM7250 devicetree file > Added missing capacity-dmips-mhz and dynamic-power-coefficient for cpu@300 > Added power-domains for cpus and apps_rsc Link [v3]: https://lore.kernel.org/linux-arm-msm/20260821081125.4522-1-sreeshankar0910@gmail.com/T/#t Changelog [v3]: [PATCH v3 04/13] clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 > Updated the way of registering critical clocks. > Made some more clock critical. GCC_VIDEO_XO_CLK GCC_CAMERA_XO_CLK GCC_DISP_XO_CLK GCC_NPU_CFG_AHB_CLK GCC_CPUSS_AHB_CLK GCC_NPU_BWMON_CFG_AHB_CLK These clocks are flagged as critical in gcc-lito.c Link [v2]: https://lore.kernel.org/linux-arm-msm/20260819152545.3934-1-sreeshankar0910@gmail.com/T/#t Changelog [v2]: [PATCH v2 12/13] dt-bindings: cpufreq: qcom-hw: Document SM7250 cpufreq hardware [PATCH v2 13/13] arm64: dts: qcom: Add SM7250 devicetree file > Added SM7250 cpufreq hardware Link [v1]: https://lore.kernel.org/linux-arm-msm/20260818080754.4362-1-sreeshankar0910@gmail.com/T/#t Signed-off-by: Sreeshankar K --- Sreeshankar K (5): dt-bindings: clock: Add SM7250 global clock controller clk: qcom: Add Global Clock Controller (GCC) driver for SM7250 dt-bindings: firmware: qcom,scm: Document SM7250 SCM dt-bindings: cpufreq: qcom-hw: Document SM7250 cpufreq hardware arm64: dts: qcom: Add SM7250 devicetree file .../devicetree/bindings/clock/qcom,sm6375-gcc.yaml | 4 +- .../bindings/cpufreq/cpufreq-qcom-hw.yaml | 1 + .../devicetree/bindings/firmware/qcom,scm.yaml | 1 + arch/arm64/boot/dts/qcom/sm7250.dtsi | 771 +++++++ drivers/clk/qcom/Kconfig | 10 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gcc-sm7250.c | 2286 ++++++++++++++++++++ include/dt-bindings/clock/qcom,sm7250-gcc.h | 163 ++ 8 files changed, 3236 insertions(+), 1 deletion(-) --- base-commit: f5491c67aeee4a68dd2b218e2f4c5baa7786c566 change-id: 20261029-master-a03876889046 Best regards, -- Sreeshankar K