From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=74.125.82.49 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793615273; b=0hgoCHpxAj3XjhEIhraSY3uMZ9HH0zoBklqB4coLKcCEmkPKT75zY1ikDbLD4dtKKT3M 44hteTd5W99qgb2VDK4tyo+OtutK+ib6h64hL3aqfgEdbuE3BvW1CA4jGzgLJMkxqIQ2u CZPnui4WC9aLFIH08IBFYh7H8WsMjE0Gp8JMsmeT2ESGDYnfWBbTeRxmfouCX0IQkikCj 7FVYSH0+6qnXPBEYNXESR+OXYsIDEWmmPYgglmIBKR+niNen1cI0rH0pSdUtqfQ4Sp4im kBXjtHGGASbvePMGKgbvHxHb3Aqu2c20x4dtCjlXeWyI2YQSc+jxjs6dbXLEZ2pd6WQ== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793615273; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: From:X-Google-Original-From:To:Cc:Subject:Date:Message-Id:X-Mailer: In-Reply-To:References:MIME-Version:Content-Transfer-Encoding; bh=mrNq0ZRBvQ+zprkdb1UnBV4ag8e9ryaPGCvBvx+AW1Q=; b=KOBKYxGWYmt2x8uDX4S8ADWAZO92DkRzdftFGPNVT4h8BcjnKyRrSh/n8dtOX87Ia4dF H0MI2tDHhVs4o2Ong5W4u1TipJsvvQqywJ5XuPAdNNWBtf5BrHbd+G9vBngGVGjMSX2do /30snVtjD4cXaTJGAMdyzJHLrYfwtgOQ2SDf6JrhZrdLz0Zwie9kwKMTFoUJLiFdKOG06 7dyK3qf2iEOJKJSGpI1Zvkv3GXQ26XwKZjhS1Lmtfr2B8ZfdW/2a6+ELvpyuzmOQ7kXcs 27+Ye6qTHmKG+jDBwHo+tTTeENzfko+dpdJz+zLCuOmUA4fvnpKAoOrgu/+yrjXt2VA== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=ejBVj8QB; arc=none smtp.remote-ip=74.125.82.49 Received: from mail-dl1-f49.google.com (mail-dl1-f49.google.com [74.125.82.49]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 968D6606A327 for ; Mon, 2 Nov 2026 10:27:52 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 968D6606A327 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=ejBVj8QB Received: by mail-dl1-f49.google.com with SMTP id a92af1059eb24-1ae18eb9b69so1761025c88.0 for ; Mon, 02 Nov 2026 02:27:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1793615272; x=1794220072; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=mrNq0ZRBvQ+zprkdb1UnBV4ag8e9ryaPGCvBvx+AW1Q=; b=ejBVj8QBaSkUFpD/C7GMhv/yuB9JhgzY4gjl8cVuUtAbpk8FB/ItM8KCYxyXSM5JUo 25ocUAXsnjBaUZCaN/xu2RWL2l/VX9IsUUCgdSbPJALf4l0iOBLEXUtMppR0U6A0Aezp iYBVTAg5xGi/okrS4dSl3YTtxPdAIzopFE82Lsrl7X66o+tmGJ0nkoYLK3wAbv5Up1go 5L0wFgW5A2xYtWF7d1m4Nmu4BFdAfC776gpqxPsjebj5F+28NwEOxqiJJm8/ofa8ReWT wKqKXKybjaX9LyABEaErsudmDIpXJFkSk1kfSCVIuCzK5TZeTqAglb71RL6wowU1E2qH Ei7Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793615272; x=1794220072; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=mrNq0ZRBvQ+zprkdb1UnBV4ag8e9ryaPGCvBvx+AW1Q=; b=cKK3OyzbNtzoDvqesZ737H+BYRXSHj5NQd5fI4v4A/PMY0xy23dVvbsYeU8mtWBk7d 18MIpBhd6VekgntqBwTlX1eudCmf5jwDt17bKSYkKGcNPjg5Gon75xCB5BEqT+56LTIo OFPF8yTzxXhWTi55a9Su7kXDEKp39JfHU8M73zOzmbK6l7zxMgWP7xCFdmidpk74gECw 4OxbgK4F3nyma7zQ1A1cZWHqQElV8VK9Yf/ky4DOXZjqU/blSXpH6qpCkVQzye8PsaBK bnNgqYB3arbOBlnyovE4n/u2YjV3+Lxg1wkaRyEJNiT8pPBmp5Ce0RS0HONM6H6PdCJk 4jUA== X-Forwarded-Encrypted: i=1; AKwUvBzhDCtsRFCR01objcqniHMSIIzxaS6KwhwlGtr7nZqRJBoA/1ieCsSY3m4zPdwTVN1YFrmXsun683/G@vger.kernel.org X-Gm-Message-State: AFq9FYIBhf9+XMZKzv4ZLRUuutcqe+yQitJvfj/T11Uc4zqU+hs890L+ z6CFcLYrayPlfwaNEy3qmpxLvh/zkifwT4qafFWITEQRx7TyfA7pTHAc X-Gm-Gg: AYBFou0braygzGXfmzgejTN6oCFTBp1XJSJ55UWFL0+1P4V8Fhy+wEF2OmSGAZYKsyJ YzouijOmVOXLzCVvHd2oJ9IOzT8kT7SLKrK+I1vs9UcvE6pNsr0uuIP+sUMbKHXS2B9eztOKb22 6wQSQdnk84wk5oW4Ryuw8T0hyK7KgytR61hVqBxgO8dN2geBRpbBdKhvqRmcvB3fFF7s85RO40b +kDA/52gCWvv4RvKwfze8sTnxYudO+LArJf3EL/t5vUaRfDRYV4YuU7s3KoupOgZU7cN/QyWQQ3 bzHbhp//SLlpgQRY5vvZx3P5dWpElHLSXBJEhW2kRY94Mekcfmb8QO7k7/gg0vRsC1KOnSU4GbV JzE/jhZA1qM+jmhi4fr3CMiHVGLr5kHyzAMAppOZm9swvDipH6Iqn6Dd32RfCxQAXiMCOOHrq3k PsMJF6jh6Scf8fl8R2OnEAOoMZemmOFIGOkJ3aZzVjoqWblsI6XzAXPWzWXXWz/XZM/8OuEjn0C epbzvMorMqi6/0UwKVM/7CKNSQOnFjKeuSlLKVPTrT3FwCGb0XOmIuEqx1ob5piu3qJ491UH0Tv 42tHTIF7tMWMLWy5AVs4/UpkTzPREe83UVvh8FyMg9I= X-Received: by 2002:a05:701a:c907:b0:16a:1fa:58cb with SMTP id a92af1059eb24-1ac56d95460mr14072256c88.1.1793615271404; Mon, 02 Nov 2026 02:27:51 -0800 (PST) Received: from localhost.localdomain ([14.97.230.66]) by smtp.gmail.com with ESMTPSA id a92af1059eb24-1ac1854d925sm56946724c88.7.2026.11.02.02.27.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Nov 2026 02:27:50 -0800 (PST) From: Dinesh kumar v X-Google-Original-From: Dinesh kumar v To: Frank.Li@nxp.com, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, s.hauer@pengutronix.de Cc: imx@lists.linux.dev, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kernel@pengutronix.de, festevam@gmail.com, Dinesh kumar v Subject: [PATCH v2 3/3] arm64: dts: imx95: Add ADLINK LEC-iMX95 board support Date: Mon, 2 Nov 2026 15:56:53 +0530 Message-Id: <20261102102653.272056-4-dinesh.v@adlinktech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20261102102653.272056-1-dinesh.v@adlinktech.com> References: <20261102065645.121046-1-dinesh.v@adlinktech.com> <20261102102653.272056-1-dinesh.v@adlinktech.com> X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Add the common device tree description for the ADLINK LEC-iMX95 module and the I-Pi SMARC Plus carrier board. Describe the onboard peripherals and carrier-specific hardware connections. Signed-off-by: Dinesh kumar v --- arch/arm64/boot/dts/freescale/Makefile | 1 + .../dts/freescale/imx95-lec-ipi-smarc.dts | 237 ++++++++++ arch/arm64/boot/dts/freescale/imx95-lec.dtsi | 414 ++++++++++++++++++ 3 files changed, 652 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx95-lec-ipi-smarc.dts create mode 100644 arch/arm64/boot/dts/freescale/imx95-lec.dtsi diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile index a80cccf34eb5..26b432127faa 100644 --- a/arch/arm64/boot/dts/freescale/Makefile +++ b/arch/arm64/boot/dts/freescale/Makefile @@ -983,6 +983,7 @@ dtb-$(CONFIG_ARCH_MXC) += imx95-verdin-wifi-ivy.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-verdin-wifi-mallow.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-verdin-wifi-yavia.dtb dtb-$(CONFIG_ARCH_MXC) += imx95-verdin-wifi-zinnia.dtb +dtb-$(CONFIG_ARCH_MXC) += imx95-lec-ipi-smarc.dtb imx95-15x15-evk-pcie-dtbs += imx95-15x15-evk.dtb imx-m2-pcie.dtbo dtb-$(CONFIG_ARCH_MXC) += imx95-15x15-evk-pcie.dtb diff --git a/arch/arm64/boot/dts/freescale/imx95-lec-ipi-smarc.dts b/arch/arm64/boot/dts/freescale/imx95-lec-ipi-smarc.dts new file mode 100644 index 000000000000..9a77bff42b22 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-lec-ipi-smarc.dts @@ -0,0 +1,237 @@ +// SPDX-License-Identifier: GPL-2.0-or-later OR MIT +/* + * Copyright (C) 2026 ADLINK Technology Inc. + * + * https://www.adlinktech.com/products/Computer_on_Modules/SMARC/LEC-IMX95 + * https://www.adlinktech.com/products/computer_on_modules/SMARCStarterKits/I-Pi_SMARC_IMX95 + */ + +/dts-v1/; + +#include "imx95-lec.dtsi" + +/ { + model = "ADLINK LEC-iMX95 on I-Pi SMARC Plus Carrier Board"; + compatible = "adlink,lec-imx95-ipi-smarc", + "adlink,lec-imx95", + "fsl,imx95"; +}; + +/* Ethernet SMARC GBE0 */ +&enetc_port0 { + pinctrl-0 = <&pinctrl_enetc0>; + phy-handle = <ðphy0>; + pinctrl-names = "default"; + phy-mode = "rgmii-id"; + + status = "okay"; +}; + +/* Ethernet SMARC GBE1 */ +&enetc_port1 { + pinctrl-0 = <&pinctrl_enetc1>; + phy-handle = <ðphy1>; + pinctrl-names = "default"; + phy-mode = "rgmii-id"; + + status = "okay"; +}; + +&lpi2c2 { + clock-frequency = <100000>; + pinctrl-0 = <&pinctrl_lpi2c2>; + pinctrl-names = "default"; + + status = "okay"; + + /* U1000 SX1509BIULTRT_SEMTECH */ + i2c2_gpio_expander_71: pinctrl@71 { + /* + * GPIO Expander Mapping: + * - 0: ENET1_RST_B_3V => U2001 + * - 1: ENET2_RST_B_3V => U2101 + * - 2: SERDES_RST#_3V => SMARC S77 PCIE_C_RST + * - 3: RC210_EN_3V => U1300, RC21008B001GND + * - 4: LT9611_RSTN_3V => U1500 + * - 5: HDMI_INT_3V <= U1500 + * - 6: PCIEA_RST#_3V => SMARC P75 + * - 7: PCIEB_RST#_3V => SMARC S76 + * - 8: TPM_RST_N_1V8 => U2400 + * - 9: LID#_1V8 <= R1005 SMARC S148 + * - 10: SLEEP#_1V8 <= R1010 SMARC S149 + * - 11: CHARGING#_1V8 <= R1007 SMARC S151 + * - 12: CHARGER_PRSNT#_1V8 <= R1011 SMARC S152 + * - 13: BATLOW#_1V8 <= R1014 SMARC S156 + * - 14: TEST#_1V8 <= R1015 SMARC S157 + * - 15: DSI0_TE_1V8 <= R1087 SMARC S144 + */ + compatible = "semtech,sx1509q"; + reg = <0x71>; + #gpio-cells = <2>; + gpio-controller; + #interrupt-cells = <2>; + interrupt-controller; + interrupt-parent = <&gpio4>; + interrupts = <15 IRQ_TYPE_LEVEL_LOW>; + pinctrl-0 = <&pinctrl_sx1509q>; + pinctrl-names = "default"; + semtech,probe-reset; + + status = "okay"; + }; +}; + +&lpi2c3 { + pinctrl-0 = <&pinctrl_lpi2c3>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&lpi2c8 { + pinctrl-0 = <&pinctrl_lpi2c8>; + pinctrl-names = "default"; + + status = "okay"; +}; + +/* SMARC SPI0 */ +&lpspi6 { + cs-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>, <&gpio2 24 GPIO_ACTIVE_LOW>; + pinctrl-0 = <&pinctrl_lpspi6>; + pinctrl-names = "default"; + + status = "okay"; +}; + +/* SMARC SER1, used as the Linux Console */ +&lpuart1 { + bootph-pre-ram; + pinctrl-0 = <&pinctrl_uart1>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&lpuart2 { + pinctrl-0 = <&pinctrl_uart2>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&lpuart5 { + pinctrl-0 = <&pinctrl_uart5>; + pinctrl-names = "default"; + + status = "okay"; +}; + +/* SMARC SER2 */ +&lpuart6 { + pinctrl-0 = <&pinctrl_uart6>; + pinctrl-names = "default"; + + status = "okay"; +}; + +/* SMARC SER0 */ +&lpuart7 { + pinctrl-0 = <&pinctrl_uart7>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&netc_blk_ctrl { + status = "okay"; +}; + +&netc_emdio { + pinctrl-0 = <&pinctrl_emdio>; + pinctrl-names = "default"; + + status = "okay"; + + ethphy0: ethernet-phy@1 { + compatible = "ethernet-phy-id001c.c916"; + reg = <1>; + eee-broken-1000t; + realtek,clkout-disable; + }; + + ethphy1: ethernet-phy@4 { + compatible = "ethernet-phy-id001c.c916"; + reg = <4>; + eee-broken-1000t; + realtek,clkout-disable; + }; +}; + +&netc_timer { + status = "okay"; +}; + +&netcmix_blk_ctrl { + status = "okay"; +}; + +/* SMARC PCIE_A */ +&pcie0 { + pinctrl-0 = <&pinctrl_pcie0>; + pinctrl-names = "default"; + supports-clkreq; + + status = "okay"; +}; + +&pcie0_port0 { + reset-gpios = <&i2c2_gpio_expander_71 6 GPIO_ACTIVE_LOW>; /* PCIEA_RST#_3V */ +}; + +/* U1900 AW-CM276NF */ +&pcie1 { + pinctrl-0 = <&pinctrl_pcie1>; + pinctrl-names = "default"; + + status = "okay"; +}; + +&pcie1_port0 { + reset-gpios = <&i2c2_gpio_expander_71 7 GPIO_ACTIVE_LOW>; /* PCIEB_RST#_3V */ +}; + +/* SMARC USB0 */ +&usb2 { + dr_mode = "host"; + hnp-disable; + adp-disable; + srp-disable; + disable-over-current; + + status = "okay"; +}; + +&usb3 { + status = "okay"; +}; + +&usb3_dwc3 { + dr_mode = "host"; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; + + status = "okay"; +}; + +&usb3_phy { + status = "okay"; +}; + +&usdhc1 { + status = "okay"; +}; + +&usdhc2 { + status = "okay"; +}; diff --git a/arch/arm64/boot/dts/freescale/imx95-lec.dtsi b/arch/arm64/boot/dts/freescale/imx95-lec.dtsi new file mode 100644 index 000000000000..60d68c146ae4 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx95-lec.dtsi @@ -0,0 +1,414 @@ +// SPDX-License-Identifier: GPL-2.0-or-later OR MIT +/* + * Copyright (C) 2026 ADLINK Technology Inc. + * https://www.adlinktech.com/products/Computer_on_Modules/SMARC/LEC-IMX95 + * https://www.adlinktech.com/products/computer_on_modules/SMARCStarterKits/I-Pi_SMARC_IMX95 + */ + +#include "imx95.dtsi" + +/ { + aliases { + ethernet0 = &enetc_port0; + ethernet1 = &enetc_port1; + gpio0 = &gpio1; + gpio1 = &gpio2; + gpio2 = &gpio3; + gpio3 = &gpio4; + gpio4 = &gpio5; + i2c1 = &lpi2c2; + i2c2 = &lpi2c3; + i2c7 = &lpi2c8; + mmc0 = &usdhc1; + mmc1 = &usdhc2; + serial0 = &lpuart1; + serial1 = &lpuart2; + serial4 = &lpuart5; + serial5 = &lpuart6; + serial6 = &lpuart7; + spi0 = &lpspi6; + usb0 = &usb3_dwc3; + usb1 = &usb2; + }; + + chosen { + stdout-path = &lpuart1; + }; + + memory@80000000 { + device_type = "memory"; + reg = <0x0 0x80000000 0x01 0x00>; + }; + + reg_usdhc2_vmmc: regulator-usdhc2 { + compatible = "regulator-fixed"; + bootph-pre-ram; + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; + enable-active-high; + pinctrl-names = "default"; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>; + regulator-name = "VDD_SD2_3V3"; + off-on-delay-us = <12000>; + }; + + reserved-memory { + ranges; + #address-cells = <2>; + #size-cells = <2>; + + linux_cma: linux,cma { + compatible = "shared-dma-pool"; + alloc-ranges = <0 0x80000000 0 0x7f000000>; + reusable; + size = <0 0x3c000000>; + linux,cma-default; + }; + }; +}; + +&gpio2 { + gpio-line-names = + "SMARC_SPI0_CS0#", /* 0 - GPIO_IO00 */ + "SMARC_SPI0_DIN", /* 1 - GPIO_IO01 */ + "SMARC_SPI0_DO", /* 2 - GPIO_IO02 */ + "SMARC_SPI0_CK", /* 3 - GPIO_IO03 */ + "", /* 4 - GPIO_IO04 */ + "", /* 5 - GPIO_IO05 */ + "", /* 6 - GPIO_IO06 */ + "", /* 7 - GPIO_IO07 */ + "SMARC_UART0_TXD", /* 8 - GPIO_IO08 */ + "SMARC_UART0_RXD", /* 9 - GPIO_IO09 */ + "SMARC_UART0_CTS_B", /* 10 - GPIO_IO10 */ + "SMARC_UART0_RTS_B", /* 11 - GPIO_IO11 */ + "SMARC_I2C_GP_DAT", /* 12 - GPIO_IO12 */ + "SMARC_I2C_GP_CK", /* 13 - GPIO_IO13 */ + "UART3_TXD_1V8", /* 14 - GPIO_IO14 */ + "UART3_RXD_1V8", /* 15 - GPIO_IO15 */ + "SAI3_TXC_1V8", /* 16 - GPIO_IO16 */ + "SAI3_MCLK_1V8", /* 17 - GPIO_IO17 */ + "SMB_INT_B_1V8", /* 18 - GPIO_IO18 */ + "LVDS0_BKLT_PWM_1V8", /* 19 - GPIO_IO19 */ + "SAI3_RXD_1V8", /* 20 - GPIO_IO20 */ + "SAI3_TXD_1V8", /* 21 - GPIO_IO21 */ + "FAN_PWM_1V8", /* 22 - GPIO_IO22 */ + "LVDS1_BKLT_PWM_1V8", /* 23 - GPIO_IO23 */ + "SPI6_SS1_1V8", /* 24 - GPIO_IO24 */ + "", /* 25 - GPIO_IO25 */ + "SAI3_TXFS_1V8", /* 26 - GPIO_IO26 */ + "TPM_INT_N_1V8", /* 27 - GPIO_IO27 */ + "SMARC_I2C_PM_DAT", /* 28 - GPIO_IO28 */ + "SMARC_I2C_PM_CK", /* 29 - GPIO_IO29 */ + "SMARC_CAN1_TX", /* 30 - GPIO_IO30 (SMARC CAN1_H via transceiver) */ + "SMARC_CAN1_RX"; /* 31 - GPIO_IO31 (SMARC CAN1_L via transceiver) */ +}; + +&gpio3 { + gpio-line-names = + "SD2_CD_B", + "SD2_CLK", + "SD2_CMD", + "SD2_DATA0", + "SD2_DATA1", + "SD2_DATA2", + "SD2_DATA3", + "SD2_RST_B_1V8A3V", + "SD1_CLK", + "SD1_CMD", + "SD1_DATA0", + "SD1_DATA1", + "SD1_DATA2", + "SD1_DATA3", + "SD1_DATA4", + "SD1_DATA5", + "SD1_DATA6", + "SD1_DATA7", + "SD1_STROBE", + "SD2_VSEL_1V8", + "SD3_CLK", + "SD3_CMD", + "SD3_DATA0", + "SD3_DATA1", + "SD3_DATA2", + "SD3_DATA3", + "CCM_CLKO1", + "CCM_CLKO2", + "DAP_TDI", + "DAP_TMS_SWDIO", + "DAP_TCLK_SWCLK", + "DAP_TDO_TRACESWO"; +}; + +&gpio4 { + gpio-line-names = + "ENET1_MDC", + "ENET1_MDIO", + "ENET1_TD3", + "ENET1_TD2", + "ENET1_TD1", + "ENET1_TD0", + "ENET1_TX_CTL", + "ENET1_TXC", + "ENET1_RX_CTL", + "ENET1_RXC", + "ENET1_RD0", + "ENET1_RD1", + "ENET1_RD2", + "ENET1_RD3", + "RTC_INT#_1V8", + "IOEXP2_INT#_1V8", + "ENET2_TD3", + "ENET2_TD2", + "ENET2_TD1", + "ENET2_TD0", + "ENET2_TX_CTL", + "ENET2_TXC", + "ENET2_RX_CTL", + "ENET2_RXC", + "ENET2_RD0", + "ENET2_RD1", + "ENET2_RD2", + "ENET2_RD3", + "CCM_CLKO3", + "CCM_CLKO4"; +}; + +&gpio5 { + gpio-line-names = + "QSPIA_DATA0", + "QSPIA_DATA1", + "QSPIA_DATA2", + "QSPIA_DATA3", + "SKU_CONFIG1_1V8", + "SKU_CONFIG2_1V8", + "SKU_CONFIG3_1V8", + "SYS_STATUS_1V8", + "SD2_WP_1V8", + "QSPIA_SCLK", + "QSPIA_nSS0", + "SYS_RST#_1V8", + "PCIE1_IMX_CLKREQ#_1V8", + "MCU_INTB1_1V8", + "MCU_INTB2_1V8", + "PCIE2_IMX_CLKREQ#_1V8", + "ENET1_INT_B_1V8", + "ENET2_INT_B_1V8"; +}; + +&usdhc1 { + bootph-pre-ram; + pinctrl-0 = <&pinctrl_usdhc1>; + pinctrl-1 = <&pinctrl_usdhc1_100mhz>; + pinctrl-2 = <&pinctrl_usdhc1_200mhz>; + pinctrl-3 = <&pinctrl_usdhc1>; + bus-width = <8>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + no-sdio; + no-sd; + non-removable; +}; + +&usdhc2 { + bootph-pre-ram; + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; + pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; + cd-gpios = <&gpio3 0 GPIO_ACTIVE_LOW>; + pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; + bus-width = <4>; + vmmc-supply = <®_usdhc2_vmmc>; +}; + +&scmi_iomuxc { + pinctrl_emdio: emdiogrp { + fsl,pins = , + ; + }; + + pinctrl_enetc0: enetc0grp { + fsl,pins = , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_enetc1: enetc1grp { + fsl,pins = , + , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_lpi2c2: lpi2c2grp { + fsl,pins = , + ; + }; + + pinctrl_lpi2c3: lpi2c3grp { + fsl,pins = , + ; + }; + + pinctrl_lpi2c8: lpi2c8grp { + fsl,pins = , + ; + }; + + pinctrl_lpspi6: lpspi6grp { + fsl,pins = , + , + , + , + ; + }; + + pinctrl_pcie0: pcie0grp { + fsl,pins = ; + }; + + pinctrl_pcie1: pcie1grp { + fsl,pins = ; + }; + + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_sx1509q: sx1509qgrp { + fsl,pins = ; + }; + + pinctrl_uart1: uart1grp { + bootph-pre-ram; + fsl,pins = , + ; + }; + + pinctrl_uart2: uart2grp { + fsl,pins = , + ; + }; + + pinctrl_uart5: uart5grp { + fsl,pins = , + , + , + ; + }; + + pinctrl_uart6: uart6grp { + fsl,pins = , + , + , + ; + }; + + pinctrl_uart7: uart7grp { + fsl,pins = , + , + , + ; + }; + + pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc1: usdhc1grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + ; + }; + + pinctrl_usdhc2_gpio: usdhc2gpiogrp { + bootph-pre-ram; + fsl,pins = ; + }; + + pinctrl_usdhc2: usdhc2grp { + bootph-pre-ram; + fsl,pins = , + , + , + , + , + , + ; + }; +}; -- 2.25.1