From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
To: Pankaj Patil <pankaj.patil@oss.qualcomm.com>,
Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konradybcio@kernel.org>,
Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski <krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Maulik Shah <maulik.shah@oss.qualcomm.com>
Subject: Re: [PATCH 05/24] arm64: dts: qcom: glymur: Add cpu idle states
Date: Thu, 25 Sep 2025 12:25:14 +0200 [thread overview]
Message-ID: <2055e6a8-dace-4ee9-a74b-0e3bf2d58fb7@oss.qualcomm.com> (raw)
In-Reply-To: <20250925-v3_glymur_introduction-v1-5-24b601bbecc0@oss.qualcomm.com>
On 9/25/25 8:32 AM, Pankaj Patil wrote:
> From: Maulik Shah <maulik.shah@oss.qualcomm.com>
>
> Add CPU power domains
The commit message could say something about what kind of states
are being added, what their impact on the running system is, etc..
[...]
> + idle-states {
> + entry-method = "psci";
> +
> + CLUSTER0_C4: cpu-sleep-0 {
> + compatible = "arm,idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x00000004>;
> + entry-latency-us = <180>;
> + exit-latency-us = <320>;
> + min-residency-us = <1000>;
> + };
> +
> + CLUSTER1_C4: cpu-sleep-1 {
> + compatible = "arm,idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x00000004>;
> + entry-latency-us = <180>;
> + exit-latency-us = <320>;
> + min-residency-us = <1000>;
> + };
> +
> + CLUSTER2_C4: cpu-sleep-2 {
> + compatible = "arm,idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x00000004>;
> + entry-latency-us = <180>;
> + exit-latency-us = <320>;
> + min-residency-us = <1000>;
> + };
All three are identical (should they be?), just call it CPU_C4 and de-
duplicate it (unless the framework would read that as "all CPUs in the
system must sleep at the same time" which I don't know if it would)
> +
> + cluster0_cl5: cluster-sleep-0 {
> + compatible = "domain-idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x01000054>;
> + entry-latency-us = <2000>;
> + exit-latency-us = <2000>;
> + min-residency-us = <9000>;
> + };
> +
> + cluster1_cl5: cluster-sleep-1 {
> + compatible = "domain-idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x01000054>;
> + entry-latency-us = <2000>;
> + exit-latency-us = <2000>;
> + min-residency-us = <9000>;
> + };
> +
> + cluster2_cl5: cluster-sleep-2 {
> + compatible = "domain-idle-state";
> + idle-state-name = "ret";
> + arm,psci-suspend-param = <0x01000054>;
> + entry-latency-us = <2000>;
> + exit-latency-us = <2000>;
> + min-residency-us = <9000>;
> + };
ditto
> +
> + APSS_OFF: cluster-ss3 {
labels must be lowercase
> + compatible = "domain-idle-state";
> + idle-state-name = "apps-pc";
> + entry-latency-us = <2800>;
> + exit-latency-us = <4400>;
> + min-residency-us = <10150>;
> + arm,psci-suspend-param = <0x0200C354>;
lowercase hex, please
also, this node oddly puts arm,psci-suspend-param at a different place,
please align it with the prvious ones
[...]
> + CLUSTER3_PD: power-domain-cpu-cluster3 {
"SYSTEM_PD"?
> + #power-domain-cells = <0>;
> + domain-idle-states = <&APSS_OFF>;
Does it make sense to include some shallower idle states?
Konrad
next prev parent reply other threads:[~2025-09-25 10:25 UTC|newest]
Thread overview: 125+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-09-25 6:32 [PATCH 00/24] arm64: dts: qcom: Introduce Glymur SoC dtsi and Glymur CRD dts Pankaj Patil
2025-09-25 6:32 ` [PATCH 01/24] dt-bindings: arm: qcom: Document Glymur SoC and board Pankaj Patil
2025-09-25 6:32 ` [PATCH 02/24] arm64: defconfig: Enable Glymur configs for boot to shell Pankaj Patil
2025-09-25 17:31 ` Dmitry Baryshkov
2025-10-08 11:26 ` Pankaj Patil
2025-10-08 12:56 ` Dmitry Baryshkov
2025-09-25 6:32 ` [PATCH 03/24] arm64: dts: qcom: Introduce Glymur base dtsi and CRD dts Pankaj Patil
2025-09-25 10:16 ` Konrad Dybcio
2025-10-29 10:00 ` Taniya Das
2025-10-29 10:36 ` Dmitry Baryshkov
2025-10-30 10:44 ` Taniya Das
2025-10-30 11:09 ` Dmitry Baryshkov
2025-10-30 17:10 ` Taniya Das
2025-09-25 13:02 ` Marc Zyngier
2025-10-08 11:30 ` Pankaj Patil
2025-09-25 17:44 ` Dmitry Baryshkov
2025-10-08 11:36 ` Pankaj Patil
2025-10-08 15:55 ` Dmitry Baryshkov
2025-10-10 7:50 ` Abel Vesa
2025-09-25 6:32 ` [PATCH 04/24] arm64: dts: qcom: glymur: Add QUPv3 configuration for serial engines Pankaj Patil
2025-09-25 10:18 ` Konrad Dybcio
2025-09-25 17:46 ` Dmitry Baryshkov
2025-10-15 10:28 ` Jyothi Kumar Seerapu
2025-10-15 13:33 ` Dmitry Baryshkov
2025-10-15 14:12 ` Jyothi Kumar Seerapu
2025-10-15 19:53 ` Dmitry Baryshkov
2025-10-20 11:54 ` Konrad Dybcio
[not found] ` <5931e2eb-5f2d-49bb-8b9c-b49f77d7fcbf@oss.qualcomm.com>
2025-10-30 10:56 ` Konrad Dybcio
2025-10-11 11:06 ` Abel Vesa
2025-10-11 11:11 ` Abel Vesa
2025-10-12 2:46 ` Krzysztof Kozlowski
2025-10-15 10:33 ` Jyothi Kumar Seerapu
2025-10-11 11:16 ` Abel Vesa
2025-10-15 10:53 ` Jyothi Kumar Seerapu
2025-09-25 6:32 ` [PATCH 05/24] arm64: dts: qcom: glymur: Add cpu idle states Pankaj Patil
2025-09-25 10:25 ` Konrad Dybcio [this message]
2025-10-13 9:29 ` Maulik Shah (mkshah)
2025-10-06 14:26 ` Krzysztof Kozlowski
2025-10-08 11:37 ` Pankaj Patil
2025-09-25 6:32 ` [PATCH 06/24] arm64: dts: qcom: glymur: Enable pdp0 mailbox Pankaj Patil
2025-09-25 8:23 ` Krzysztof Kozlowski
2025-09-25 17:06 ` Bjorn Andersson
2025-09-25 18:49 ` Dmitry Baryshkov
2025-09-25 10:29 ` Konrad Dybcio
2025-10-09 10:43 ` Sibi Sankar
2025-10-20 11:51 ` Konrad Dybcio
2025-09-25 6:32 ` [PATCH 07/24] arm64: dts: qcom: glymur: Enable cpu dvfs for CPU scaling Pankaj Patil
2025-09-25 8:06 ` Krzysztof Kozlowski
2025-09-25 17:26 ` Bjorn Andersson
2025-09-25 6:32 ` [PATCH 08/24] arm64: dts: qcom: glymur: Enable ipcc and aoss nodes Pankaj Patil
2025-09-25 11:00 ` Konrad Dybcio
2025-09-25 6:32 ` [PATCH 09/24] arm64: dts: qcom: glymur-crd: Add RPMH regulator rails Pankaj Patil
2025-09-25 11:01 ` Konrad Dybcio
2025-10-15 15:40 ` Kamal Wadhwa
2025-10-20 11:53 ` Konrad Dybcio
2025-09-25 17:09 ` Bjorn Andersson
2025-10-08 11:42 ` Pankaj Patil
2025-10-11 11:31 ` Abel Vesa
2025-10-11 15:56 ` Dmitry Baryshkov
2025-09-25 6:32 ` [PATCH 10/24] arm64: dts: qcom: glymur: Add SPMI PMIC arbiter device Pankaj Patil
2025-09-25 10:31 ` Konrad Dybcio
2025-10-06 14:27 ` Krzysztof Kozlowski
2025-09-25 6:32 ` [PATCH 11/24] arm64: dts: qcom: Add PMCX0102 pmic dtsi Pankaj Patil
2025-09-25 6:32 ` [PATCH 12/24] arm64: dts: qcom: Add SMB2370 " Pankaj Patil
2025-09-25 6:32 ` [PATCH 13/24] arm64: dts: qcom: Update pmh0104 dtsi for Glymur CRD Pankaj Patil
2025-09-25 6:32 ` [PATCH 14/24] arm64: dts: qcom: Update the pmh0110.dtsi for Glymur Pankaj Patil
2025-09-25 8:08 ` Krzysztof Kozlowski
2025-09-25 13:14 ` Dmitry Baryshkov
2025-09-25 13:34 ` Krzysztof Kozlowski
2025-09-25 14:00 ` Konrad Dybcio
2025-09-25 18:57 ` Dmitry Baryshkov
2025-10-08 7:31 ` Kamal Wadhwa
2025-10-08 8:02 ` Krzysztof Kozlowski
2025-10-08 11:25 ` Krzysztof Kozlowski
2025-10-10 11:26 ` Kamal Wadhwa
2025-10-08 9:15 ` Konrad Dybcio
2025-10-10 12:08 ` Aiqun(Maria) Yu
2025-09-25 6:32 ` [PATCH 15/24] arm64: dts: qcom: glymur: Add PMICs dtsi for CRD Pankaj Patil
2025-09-25 6:32 ` [PATCH 16/24] arm64: boot: dts: glymur-crd: Add Volume down/up keys support Pankaj Patil
2025-09-25 11:16 ` Konrad Dybcio
2025-10-01 13:48 ` Kamal Wadhwa
2025-10-06 8:56 ` Konrad Dybcio
2025-10-06 14:28 ` Krzysztof Kozlowski
2025-09-25 6:32 ` [PATCH 17/24] arm64: dts: qcom: glymur-crd: Avoid RTC probe failure Pankaj Patil
2025-09-25 8:11 ` Krzysztof Kozlowski
2025-10-01 12:23 ` Kamal Wadhwa
2025-10-06 14:28 ` Konrad Dybcio
2025-10-13 11:04 ` Kamal Wadhwa
2025-10-14 10:23 ` Konrad Dybcio
2025-10-14 12:36 ` Kamal Wadhwa
2025-10-14 19:52 ` Dmitry Baryshkov
2025-10-20 11:54 ` Konrad Dybcio
2025-10-06 14:32 ` Krzysztof Kozlowski
2025-09-25 6:32 ` [PATCH 18/24] arm64: dts: qcom: glymur: Add PMIC glink node Pankaj Patil
2025-09-25 8:13 ` Krzysztof Kozlowski
2025-09-25 10:32 ` Konrad Dybcio
2025-10-08 11:55 ` Pankaj Patil
2025-09-25 6:32 ` [PATCH 19/24] arm64: dts: qcom: glymur: Add support for PCIe5 Pankaj Patil
2025-09-25 8:15 ` Krzysztof Kozlowski
2025-09-25 11:32 ` Konrad Dybcio
2025-10-10 7:02 ` Qiang Yu
2025-10-08 13:36 ` Abel Vesa
2025-10-10 7:08 ` Qiang Yu
2025-10-11 11:43 ` Abel Vesa
2025-10-11 15:57 ` Dmitry Baryshkov
2025-10-11 18:12 ` Abel Vesa
2025-09-25 6:32 ` [PATCH 20/24] arm64: dts: qcom: glymur-crd: Add power supply and sideband signal for pcie5 Pankaj Patil
2025-09-25 11:09 ` Konrad Dybcio
2025-10-09 9:53 ` Abel Vesa
2025-10-10 7:13 ` Qiang Yu
2025-09-25 6:32 ` [PATCH 21/24] arm64: dts: qcom: glymur: Enable tsens and thermal zone nodes Pankaj Patil
2025-09-25 11:15 ` Konrad Dybcio
2025-09-25 6:32 ` [PATCH 22/24] arm64: dts: qcom: glymur: Add display clock controller device Pankaj Patil
2025-09-25 8:18 ` Krzysztof Kozlowski
2025-09-29 3:57 ` Taniya Das
2025-09-25 10:33 ` Konrad Dybcio
2025-09-29 3:54 ` Taniya Das
2025-10-09 5:12 ` Taniya Das
2025-10-09 8:30 ` Konrad Dybcio
2025-09-25 6:32 ` [PATCH 23/24] arm64: dts: qcom: glymur: Add USB support Pankaj Patil
2025-09-25 11:06 ` Konrad Dybcio
2025-09-25 13:19 ` Abel Vesa
2025-09-25 6:32 ` [PATCH 24/24] arm64: dts: qcom: glymur: Add remoteprocs Pankaj Patil
2025-09-25 17:30 ` [PATCH 00/24] arm64: dts: qcom: Introduce Glymur SoC dtsi and Glymur CRD dts Dmitry Baryshkov
2025-10-08 12:18 ` Pankaj Patil
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2055e6a8-dace-4ee9-a74b-0e3bf2d58fb7@oss.qualcomm.com \
--to=konrad.dybcio@oss.qualcomm.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=maulik.shah@oss.qualcomm.com \
--cc=pankaj.patil@oss.qualcomm.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).