From mboxrd@z Thu Jan  1 00:00:00 1970
From: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Subject: Re: [PATCH 2/2] ARM: shmobile: r8a7794: add GPIO DT support
Date: Wed, 25 Feb 2015 12:11:35 +0200
Message-ID: <2292882.LbM0mNWfOj@avalon>
References: <6954455.LyoCrfjM8R@wasted.cogentembedded.com> <3082195.zNdUtZ8oMM@wasted.cogentembedded.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7Bit
Return-path: <linux-sh-owner@vger.kernel.org>
In-Reply-To: <3082195.zNdUtZ8oMM@wasted.cogentembedded.com>
Sender: linux-sh-owner@vger.kernel.org
To: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Cc: horms@verge.net.au, linux-sh@vger.kernel.org, robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, devicetree@vger.kernel.org, magnus.damm@gmail.com, linux@arm.linux.org.uk, linux-arm-kernel@lists.infradead.org
List-Id: devicetree@vger.kernel.org

Hi Sergei,

Thank you for the patch.

On Sunday 22 February 2015 01:12:31 Sergei Shtylyov wrote:
> Describe GPIO[0-6] controllers in the R8A7794 device tree.
> 
> Based on original patch by Hisashi Nakamura
> <hisashi.nakamura.ak@renesas.com>.
> 
> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
> 
> ---
>  arch/arm/boot/dts/r8a7794.dtsi |   84 +++++++++++++++++++++++++++++++++++++
>  1 file changed, 84 insertions(+)
> 
> Index: renesas/arch/arm/boot/dts/r8a7794.dtsi
> ===================================================================
> --- renesas.orig/arch/arm/boot/dts/r8a7794.dtsi
> +++ renesas/arch/arm/boot/dts/r8a7794.dtsi
> @@ -50,6 +50,90 @@
>  		interrupts = <1 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_HIGH)>;
>  	};
> 
> +	gpio0: gpio@e6050000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6050000 0 0x50>;
> +		interrupts = <0 4 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 0 32>;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO0>;
> +	};
> +
> +	gpio1: gpio@e6051000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6051000 0 0x50>;
> +		interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 32 32>;

This GPIO block has 26 GPIOs only.

> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO1>;
> +	};
> +
> +	gpio2: gpio@e6052000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6052000 0 0x50>;
> +		interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 64 32>;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO2>;
> +	};
> +
> +	gpio3: gpio@e6053000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6053000 0 0x50>;
> +		interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 96 32>;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO3>;
> +	};
> +
> +	gpio4: gpio@e6054000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6054000 0 0x50>;
> +		interrupts = <0 8 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 128 32>;
> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO4>;
> +	};
> +
> +	gpio5: gpio@e6055000 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6055000 0 0x50>;
> +		interrupts = <0 9 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 160 32>;

This GPIO block has 28 GPIOs only.

> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO5>;
> +	};
> +
> +	gpio6: gpio@e6055400 {
> +		compatible = "renesas,gpio-r8a7794", "renesas,gpio-rcar";
> +		reg = <0 0xe6055400 0 0x50>;
> +		interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
> +		#gpio-cells = <2>;
> +		gpio-controller;
> +		gpio-ranges = <&pfc 0 192 32>;

This GPIO block has 26 GPIOs only.

> +		#interrupt-cells = <2>;
> +		interrupt-controller;
> +		clocks = <&mstp9_clks R8A7794_CLK_GPIO6>;
> +	};
> +
>  	cmt0: timer@ffca0000 {
>  		compatible = "renesas,cmt-48-gen2";
>  		reg = <0 0xffca0000 0 0x1004>;

-- 
Regards,

Laurent Pinchart