public inbox for devicetree@vger.kernel.org
 help / color / mirror / Atom feed
From: Krzysztof Kozlowski <krzk@kernel.org>
To: Chanho Min <chanho.min@lge.com>, Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Heiko Stuebner <heiko@sntech.de>,
	Neil Armstrong <neil.armstrong@linaro.org>,
	Kever Yang <kever.yang@rock-chips.com>,
	Kael D'Alcamo <dev@kael-k.io>,
	Manivannan Sadhasivam <mani@kernel.org>,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Cc: Gunho Lee <gunho.lee@lge.com>,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 3/3] arm64: dts: lg: Initial support for LG1215 SoC and reference board
Date: Thu, 8 Jan 2026 17:43:38 +0100	[thread overview]
Message-ID: <260f91bf-c285-4a2f-b4dc-457e7b601761@kernel.org> (raw)
In-Reply-To: <20260108082213.6545-4-chanho.min@lge.com>

On 08/01/2026 09:22, Chanho Min wrote:
> +		compatible = "arm,psci";
> +		method = "smc";
> +		cpu_suspend = <0xc4000001>;
> +		cpu_off = <0xc4000002>;
> +		cpu_on = <0xc4000003>;
> +	};
> +
> +	cpu0_opp_table: opp_table@0 {

More warnings...
1. Please follow coding style
2. Please use generic or approved names for this.

> +		compatible = "operating-points-v2";
> +		opp-shared;
> +
> +		opp-default {
> +			opp-hz = /bits/ 64 <1600000000>;
> +		};
> +	};
> +
> +	gic: interrupt-controller@c0000000 {

Wrongly placed. All MMIO nodes are part of soc.

> +		compatible = "arm,gic-400";
> +		reg = <0x0 0xc0001000 0x0 0x1000>, /* GICD */
> +		      <0x0 0xc0002000 0x0 0x2000>, /* GICC */
> +		      <0x0 0xc0004000 0x0 0x2000>, /* GICH */
> +		      <0x0 0xc0006000 0x0 0x2000>; /* GICV */
> +		#interrupt-cells = <3>;
> +		#address-cells = <0>;
> +		interrupts = <GIC_PPI 9 (GIC_CPU_MASK_RAW(0x0f) |
> +					IRQ_TYPE_LEVEL_LOW)>;
> +
> +		interrupt-controller;
> +	};
> +
> +	pmu {
> +		compatible = "arm,armv8-pmuv3";
> +		interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
> +			     <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
> +			     <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>,
> +			     <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
> +		interrupt-affinity = <&cpu0>,
> +				     <&cpu1>,
> +				     <&cpu2>,
> +				     <&cpu3>;
> +	};
> +
> +	timer {
> +		compatible = "arm,armv8-timer";
> +		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(0x0f) |
> +			      IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(0x0f) |
> +			      IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(0x0f) |
> +			      IRQ_TYPE_LEVEL_LOW)>,
> +			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(0x0f) |
> +			      IRQ_TYPE_LEVEL_LOW)>;
> +	};
> +
> +	clks {
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		ranges;

No, this makes no sense, that's not a bus or any sort of device. Drop
entire node.

> +
> +		clk_xtal: clk-xtal {
> +			compatible = "fixed-clock";
> +			clock-output-names = "xtal";
> +			clock-frequency = <50000000>;
> +
> +			#clock-cells = <0>;
> +		};
> +
> +		clk_bus: clk-bus {
> +			compatible = "fixed-factor-clock";
> +			clocks = <&clk_xtal>;
> +			clock-names = "xtal";
> +			clock-output-names = "busclk";
> +			clock-div = <1>;
> +			clock-mult = <4>;
> +
> +			#clock-cells = <0>;
> +		};
> +	};
> +
> +	soc {
> +		compatible = "simple-bus";
> +
> +		#address-cells = <2>;
> +		#size-cells = <2>;
> +		ranges;
> +
> +		interrupt-parent = <&gic>;
> +
> +		dwmac_axi_config: dwmac-axi-config {

I don't think this validates.

Also, you really should follow DTS coding style.

> +			snps,rd_osr_lmt = <0x07>;
> +			snps,wr_osr_lmt = <0x07>;
> +			snps,blen = <0 0 16 0 0 0 0>;
> +		};


Best regards,
Krzysztof

  reply	other threads:[~2026-01-08 16:43 UTC|newest]

Thread overview: 13+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-01-08  8:22 [PATCH 0/3] arm64: dts: Initial support for LG1215 TV SoC Chanho Min
2026-01-08  8:22 ` [PATCH 1/3] dt-bindings: vendor-prefixes: Add 'lge,*' for LG Electronics Chanho Min
2026-01-08 16:39   ` Krzysztof Kozlowski
2026-01-08 16:46     ` Krzysztof Kozlowski
2026-01-09  1:31       ` Chanho Min
2026-01-09  7:33         ` Krzysztof Kozlowski
2026-01-12  5:04           ` Chanho Min
2026-01-09  1:36       ` Chanho Min
2026-01-08  8:22 ` [PATCH 2/3] dt-bindings: arm: lge: Add compatible for LG1215 SoC and reference board Chanho Min
2026-01-08 16:40   ` Krzysztof Kozlowski
2026-01-08  8:22 ` [PATCH 3/3] arm64: dts: lg: Initial support " Chanho Min
2026-01-08 16:43   ` Krzysztof Kozlowski [this message]
2026-01-08 16:13 ` [PATCH 0/3] arm64: dts: Initial support for LG1215 TV SoC Rob Herring

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=260f91bf-c285-4a2f-b4dc-457e7b601761@kernel.org \
    --to=krzk@kernel.org \
    --cc=chanho.min@lge.com \
    --cc=conor+dt@kernel.org \
    --cc=dev@kael-k.io \
    --cc=devicetree@vger.kernel.org \
    --cc=gunho.lee@lge.com \
    --cc=heiko@sntech.de \
    --cc=kever.yang@rock-chips.com \
    --cc=krzk+dt@kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mani@kernel.org \
    --cc=neil.armstrong@linaro.org \
    --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
    --cc=robh@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox