From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 93488C433FE for ; Thu, 24 Feb 2022 18:23:48 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230052AbiBXSYR (ORCPT ); Thu, 24 Feb 2022 13:24:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54028 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229853AbiBXSYQ (ORCPT ); Thu, 24 Feb 2022 13:24:16 -0500 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 68AA525317D; Thu, 24 Feb 2022 10:23:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1645727026; x=1677263026; h=message-id:date:mime-version:subject:from:to:cc: references:in-reply-to:content-transfer-encoding; bh=nB30B/2Cq7Khl08NUdbourrgXm8MBEepU1mDXjaveQ0=; b=F68xIsyIyKwlquGzQRRpbfqi1AQ5xjdzqX6NEALc/cu1tiPB/TKWN9D1 6I3JzGO0B5yaH9Z+U1iamtJNWFuDx5QLdTkT1uA0OzklNAXqCHD/yX4rT XhcRs6/0Lyec7xVqA96z0XuhhV/lnxmodSoHhKL/6wSdZ2nweuXmto2Tc z9fClHw2qfNzkuDpxlFNaIzsD4G3L7dmasF2dgQDdzBU0ZMsZ3SPGiY6D 6CpHBHElrGcobIYqGOqcZMZI1cVmYhVPyOwqJv1dDtRw1ttq29xhq3wo6 +UVbn8rkZmyO/Mt5S4UUwBqqR95V6+SoE9BpNn7vMkre0jLoBHr3Zsg/+ A==; X-IronPort-AV: E=Sophos;i="5.90,134,1643698800"; d="scan'208";a="154800783" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 24 Feb 2022 11:23:45 -0700 Received: from chn-vm-ex01.mchp-main.com (10.10.85.143) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.17; Thu, 24 Feb 2022 11:23:45 -0700 Received: from [10.12.73.51] (10.10.115.15) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server id 15.1.2375.17 via Frontend Transport; Thu, 24 Feb 2022 11:23:43 -0700 Message-ID: <2e2a265c-8d6c-59a3-e38a-28dc9f37fe94@microchip.com> Date: Thu, 24 Feb 2022 19:23:42 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0 Subject: Re: [PATCH 6/8] ARM: dts: at91: sama7g5: add opps Content-Language: en-US From: Nicolas Ferre To: Claudiu Beznea , , , , , , CC: , , , References: <20211216141338.35144-1-claudiu.beznea@microchip.com> <20211216141338.35144-7-claudiu.beznea@microchip.com> Organization: microchip In-Reply-To: Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 24/02/2022 at 15:59, Nicolas Ferre wrote: > EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe > > On 16/12/2021 at 15:13, Claudiu Beznea wrote: >> Add OPPs for SAMA7G5 along with clock for CPU. >> >> Signed-off-by: Claudiu Beznea > > Acked-by: Nicolas Ferre > Queued in at91-dt branch. FYI: I took v2 series of DT changes. > > Regards, > Nicolas > >> --- >> arch/arm/boot/dts/sama7g5.dtsi | 37 ++++++++++++++++++++++++++++++++++ >> 1 file changed, 37 insertions(+) >> >> diff --git a/arch/arm/boot/dts/sama7g5.dtsi b/arch/arm/boot/dts/sama7g5.dtsi >> index 7039311bf678..22352ef5bc72 100644 >> --- a/arch/arm/boot/dts/sama7g5.dtsi >> +++ b/arch/arm/boot/dts/sama7g5.dtsi >> @@ -30,6 +30,43 @@ cpu0: cpu@0 { >> device_type = "cpu"; >> compatible = "arm,cortex-a7"; >> reg = <0x0>; >> + clocks = <&pmc PMC_TYPE_CORE PMC_CPUPLL>; >> + clock-names = "cpu"; >> + operating-points-v2 = <&cpu_opp_table>; >> + }; >> + }; >> + >> + cpu_opp_table: opp-table { >> + compatible = "operating-points-v2"; >> + >> + opp-90000000 { >> + opp-hz = /bits/ 64 <90000000>; >> + opp-microvolt = <1050000 1050000 1225000>; >> + clock-latency-ns = <320000>; >> + }; >> + >> + opp-250000000 { >> + opp-hz = /bits/ 64 <250000000>; >> + opp-microvolt = <1050000 1050000 1225000>; >> + clock-latency-ns = <320000>; >> + }; >> + >> + opp-600000000 { >> + opp-hz = /bits/ 64 <600000000>; >> + opp-microvolt = <1050000 1050000 1225000>; >> + clock-latency-ns = <320000>; >> + }; >> + >> + opp-800000000 { >> + opp-hz = /bits/ 64 <800000000>; >> + opp-microvolt = <1150000 1125000 1225000>; >> + clock-latency-ns = <320000>; >> + }; >> + >> + opp-1000000002 { >> + opp-hz = /bits/ 64 <1000000002>; >> + opp-microvolt = <1250000 1225000 1300000>; >> + clock-latency-ns = <320000>; >> }; >> }; >> > > > -- > Nicolas Ferre > > _______________________________________________ > linux-arm-kernel mailing list > linux-arm-kernel@lists.infradead.org > http://lists.infradead.org/mailman/listinfo/linux-arm-kernel -- Nicolas Ferre