From mboxrd@z Thu Jan 1 00:00:00 1970 From: Sibi Sankar Subject: Re: [PATCH v3 6/9] arm64: dts: qcom: qcs404: Add rpmpd node Date: Mon, 08 Apr 2019 13:40:49 +0530 Message-ID: <3686ccecbbf8c13ad6b2aa12167f8510@codeaurora.org> References: <20190327123832.11566-1-sibis@codeaurora.org> <20190327123832.11566-7-sibis@codeaurora.org> Mime-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <20190327123832.11566-7-sibis@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org To: bjorn.andersson@linaro.org, robh+dt@kernel.org, andy.gross@linaro.org, rnayak@codeaurora.org Cc: david.brown@linaro.org, mark.rutland@arm.com, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org List-Id: devicetree@vger.kernel.org On 2019-03-27 18:08, Sibi Sankar wrote: > From: Bjorn Andersson > > Add the rpmpd node on the qcs404 and define the available levels. > > Signed-off-by: Bjorn Andersson > [sibis: fixup available levels] > Signed-off-by: Sibi Sankar > --- > arch/arm64/boot/dts/qcom/qcs404.dtsi | 55 ++++++++++++++++++++++++++++ > 1 file changed, 55 insertions(+) > > diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi > b/arch/arm64/boot/dts/qcom/qcs404.dtsi > index e8fd26633d57..a7d46647c416 100644 > --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi > +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi > @@ -4,6 +4,7 @@ > #include > #include > #include > +#include > > / { > interrupt-parent = <&intc>; > @@ -230,6 +231,60 @@ > compatible = "qcom,rpmcc-qcs404"; > #clock-cells = <1>; > }; > + > + rpmpd: power-controller { > + compatible = "qcom,qcs404-rpmpd"; > + #power-domain-cells = <1>; > + operating-points-v2 = <&rpmpd_opp_table>; > + > + rpmpd_opp_table: opp-table { > + compatible = "operating-points-v2"; > + > + rpmpd_opp_ret: opp1 { > + opp-level = ; > + }; > + > + rpmpd_opp_ret_plus: opp2 { > + opp-level = ; > + }; > + > + rpmpd_opp_min_svs: opp3 { > + opp-level = ; > + }; > + > + rpmpd_opp_low_svs: opp4 { > + opp-level = ; > + }; > + typo in opp5 - opp11 rpmhpd/rpmpd will fix it in the next re-spin > + rpmhpd_opp_svs: opp5 { > + opp-level = ; > + }; > + > + rpmhpd_opp_svs_plus: opp6 { > + opp-level = ; > + }; > + > + rpmhpd_opp_nom: opp7 { > + opp-level = ; > + }; > + > + rpmhpd_opp_nom_plus: opp8 { > + opp-level = ; > + }; > + > + rpmhpd_opp_turbo: opp9 { > + opp-level = ; > + }; > + > + rpmhpd_opp_turbo_no_cpr: opp10 { > + opp-level = ; > + }; > + > + rpmhpd_opp_turbo_plus: opp11 { > + opp-level = ; > + }; > + }; > + }; > }; > }; -- -- Sibi Sankar -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project.