From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Taniya Das <quic_tdas@quicinc.com>,
Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh+dt@kernel.org>,
Bjorn Andersson <andersson@kernel.org>,
Andy Gross <agross@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Richard Cochran <richardcochran@gmail.com>,
Michael Turquette <mturquette@baylibre.com>
Cc: quic_skakitap@quicinc.com,
Imran Shaik <quic_imrashai@quicinc.com>,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
quic_rohiagar@quicinc.com, netdev@vger.kernel.org
Subject: Re: [PATCH 2/4] dt-bindings: clock: Add GCC bindings support for SDX75
Date: Wed, 19 Apr 2023 20:11:02 +0200 [thread overview]
Message-ID: <3b7394e1-1be7-ec38-61bd-708a624070ac@linaro.org> (raw)
In-Reply-To: <20230419133013.2563-3-quic_tdas@quicinc.com>
On 19/04/2023 15:30, Taniya Das wrote:
> From: Imran Shaik <quic_imrashai@quicinc.com>
>
Thank you for your patch. There is something to discuss/improve.
> Add support for GCC bindings and update documentation for
> clock rpmh driver for SDX75.
Subject: drop second/last, redundant "bindings support for". The
"dt-bindings" prefix is already stating that these are bindings.
But missing vendor name (Qualcomm). Both in subject and commit msg.
>
> Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com>
> Signed-off-by: Taniya Das <quic_tdas@quicinc.com>
> ---
> .../bindings/clock/qcom,gcc-sdx75.yaml | 69 +++++++
> .../bindings/clock/qcom,rpmhcc.yaml | 1 +
> include/dt-bindings/clock/qcom,gcc-sdx75.h | 193 ++++++++++++++++++
> 3 files changed, 263 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-sdx75.yaml
> create mode 100644 include/dt-bindings/clock/qcom,gcc-sdx75.h
>
> diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc-sdx75.yaml b/Documentation/devicetree/bindings/clock/qcom,gcc-sdx75.yaml
> new file mode 100644
> index 000000000000..6489d857d5c4
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/qcom,gcc-sdx75.yaml
All new devices come as SoC-IP, so qcom,sdx75-gcc
> @@ -0,0 +1,69 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/clock/qcom,gcc-sdx75.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: Qualcomm Global Clock & Reset Controller on SDX75
> +
> +maintainers:
> + - Imran Shaik <quic_imrashai@quicinc.com>
> + - Taniya Das <quic_tdas@quicinc.com>
> +
> +description: |
> + Qualcomm global clock control module provides the clocks, resets and power
> + domains on SDX75
> +
> + See also:: include/dt-bindings/clock/qcom,gcc-sdx75.h
Also hee
> +
> +properties:
> + compatible:
> + const: qcom,gcc-sdx75
Also here
> +
> + clocks:
> + items:
> + - description: Board XO source
> + - description: PCIE20 phy aux clock source
> + - description: PCIE_1 Pipe clock source
> + - description: PCIE_2 Pipe clock source
> + - description: PCIE Pipe clock source
> + - description: Sleep clock source
> + - description: USB3 phy wrapper pipe clock source
> +
> + clock-names:
> + items:
> + - const: bi_tcxo
> + - const: pcie20_phy_aux_clk
> + - const: pcie_1_pipe_clk
> + - const: pcie_2_pipe_clk
> + - const: pcie_pipe_clk
> + - const: sleep_clk
> + - const: usb3_phy_wrapper_gcc_usb30_pipe_clk
Drop clock names entirely.
> +
> +required:
> + - compatible
> + - clocks
> + - clock-names
> +
> +allOf:
> + - $ref: qcom,gcc.yaml#
> +
> +unevaluatedProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/clock/qcom,rpmh.h>
> + clock-controller@80000 {
> + compatible = "qcom,gcc-sdx75";
> + reg = <0x80000 0x1f7400>;
> + clocks = <&rpmhcc RPMH_CXO_CLK>, <&pcie20_phy_aux_clk>, <&pcie_1_pipe_clk>,
> + <&pcie_2_pipe_clk>, <&pcie_pipe_clk>, <&sleep_clk>,
> + <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
> + clock-names = "bi_tcxo", "pcie20_phy_aux_clk", "pcie_1_pipe_clk",
> + "pcie_2_pipe_clk", "pcie_pipe_clk", "sleep_clk",
> + "usb3_phy_wrapper_gcc_usb30_pipe_clk";
> + #clock-cells = <1>;
> + #reset-cells = <1>;
> + #power-domain-cells = <1>;
> + };
> +...
> diff --git a/Documentation/devicetree/bindings/clock/qcom,rpmhcc.yaml b/Documentation/devicetree/bindings/clock/qcom,rpmhcc.yaml
> index d5a250b7c2af..267cf8c26823 100644
> --- a/Documentation/devicetree/bindings/clock/qcom,rpmhcc.yaml
> +++ b/Documentation/devicetree/bindings/clock/qcom,rpmhcc.yaml
> @@ -27,6 +27,7 @@ properties:
> - qcom,sdm845-rpmh-clk
> - qcom,sdx55-rpmh-clk
> - qcom,sdx65-rpmh-clk
> + - qcom,sdx75-rpmh-clk
Separate patch.
> - qcom,sm6350-rpmh-clk
> - qcom,sm8150-rpmh-clk
> - qcom,sm8250-rpmh-clk
> diff --git a/include/dt-bindings/clock/qcom,gcc-sdx75.h b/include/dt-bindings/clock/qcom,gcc-sdx75.h
> new file mode 100644
> index 000000000000..a470e8c4fd41
> --- /dev/null
> +++ b/include/dt-bindings/clock/qcom,gcc-sdx75.h
qcom,sdx75-gcc
> @@ -0,0 +1,193 @@
> +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
> +/*
> + * Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
> + */
> +
> +#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SDX75_H
> +#define _DT_BINDINGS_CLK_QCOM_GCC_SDX75_H
> +
> +/* GCC clocks */
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-04-19 18:11 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-19 13:30 [PATCH 0/4] Add GCC and RPMHCC support for sdx75 Taniya Das
2023-04-19 13:30 ` [PATCH 1/4] clk: qcom: branch: Extend the invert logic for branch2 clocks Taniya Das
2023-04-19 21:37 ` Stephen Boyd
2023-05-08 11:01 ` Taniya Das
2023-04-19 13:30 ` [PATCH 2/4] dt-bindings: clock: Add GCC bindings support for SDX75 Taniya Das
2023-04-19 18:11 ` Krzysztof Kozlowski [this message]
2023-05-09 9:09 ` Taniya Das
2023-04-19 13:30 ` [PATCH 3/4] clk: qcom: rpmh: Add RPMH clocks " Taniya Das
2023-04-20 10:05 ` Dmitry Baryshkov
2023-04-19 13:30 ` [PATCH 4/4] clk: qcom: Add GCC driver " Taniya Das
2023-04-20 10:10 ` Dmitry Baryshkov
2023-05-09 9:14 ` Taniya Das
2023-05-09 11:24 ` Dmitry Baryshkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3b7394e1-1be7-ec38-61bd-708a624070ac@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=netdev@vger.kernel.org \
--cc=quic_imrashai@quicinc.com \
--cc=quic_rohiagar@quicinc.com \
--cc=quic_skakitap@quicinc.com \
--cc=quic_tdas@quicinc.com \
--cc=richardcochran@gmail.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).