devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: <Conor.Dooley@microchip.com>
To: <robh+dt@kernel.org>, <krzk+dt@kernel.org>, <palmer@rivosinc.com>,
	<palmer@dabbelt.com>
Cc: <paul.walmsley@sifive.com>, <aou@eecs.berkeley.edu>,
	<Daire.McNamara@microchip.com>, <Cyril.Jean@microchip.com>,
	<devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>, <heiko@sntech.de>,
	<arnd@arndb.de>
Subject: Re: [PATCH v5 00/10] PolarFire SoC dt for 5.19
Date: Mon, 23 May 2022 11:47:55 +0000	[thread overview]
Message-ID: <3cf58174-1ddd-219f-9f14-4d0015f697e7@microchip.com> (raw)
In-Reply-To: <20220509142610.128590-1-conor.dooley@microchip.com>

On 09/05/2022 15:26, Conor Dooley wrote:
> Hey all,
> Got a few PolarFire SoC device tree related changes here for 5.19.

Hey Palmer,
I know you're busy etc but I had been hoping you'd take this for
5.19. I know it's late, so nw if it's too late.
Thanks,
Conor.

> 
> Firstly, patches 1 & 2 of this series supersede [0] & are unchanged
> compared to that submission, figured it would just be easier to keep
> all the changes in one series.
> 
> As discussed on irc, patch 3 removes the duplicated "microchip" from
> the device tree files so that they follow a soc-board.dts & a
> soc{,-fabric}.dtsi format.
> 
> Patch 5 makes the fabric dtsi board specific by renaming the file to
> mpfs-icicle-kit-fabric.dtsi & including it in the dts rather than
> mpfs.dtsi. Additionally this will allow other boards to define their
> own reference fabric design. A revision specific compatible, added in
> patch 4, is added to the dt also.
> 
> The remainder of the series adds a bare minimum devicetree for the
> Sundance Polarberry.
> 
> Thanks,
> Conor.
> 
> Changes since v4:
> - Whitespace and status ordering changes in the polarberry dt pointed
>    out by Heiko
> - A new patch for same whitspace and status order changes, but applied
>    to the icicle dt
> - A reordering of the icicle dt alphabetically to match the formatting
>    of the polarberry dt
> 
> Changes since v3:
> - remove an extra line of wshitespace added to dt-binding
> - remove unneeded "okay" status & sort status to node end
> - sort polarberry dts entries in ~alphabetical order
> - add a comment explaining why the second mac (mac0) is disabled on
>    polarberry
> 
> Changes since v2:
> - make ,icicle-reference compatible with ,mpfs & put it inside the enum
> 
> Changes since v1:
> - fixed whitespace problems in the polarberry dts
> - disabled mac0 for the polarberry as its port is on the optional
>    carrier board
> 
> Conor Dooley (10):
>    riscv: dts: microchip: remove icicle memory clocks
>    riscv: dts: microchip: move sysctrlr out of soc bus
>    riscv: dts: microchip: remove soc vendor from filenames
>    dt-bindings: riscv: microchip: document icicle reference design
>    riscv: dts: microchip: make the fabric dtsi board specific
>    dt-bindings: vendor-prefixes: add Sundance DSP
>    dt-bindings: riscv: microchip: add polarberry compatible string
>    riscv: dts: microchip: add the sundance polarberry
>    riscv: microchip: icicle: readability fixes
>    riscv: dts: icicle: sort nodes alphabetically
> 
>   .../devicetree/bindings/riscv/microchip.yaml  |   2 +
>   .../devicetree/bindings/vendor-prefixes.yaml  |   2 +
>   arch/riscv/boot/dts/microchip/Makefile        |   3 +-
>   ...abric.dtsi => mpfs-icicle-kit-fabric.dtsi} |   2 +
>   ...pfs-icicle-kit.dts => mpfs-icicle-kit.dts} | 105 +++++++++---------
>   .../dts/microchip/mpfs-polarberry-fabric.dtsi |  16 +++
>   .../boot/dts/microchip/mpfs-polarberry.dts    |  99 +++++++++++++++++
>   .../{microchip-mpfs.dtsi => mpfs.dtsi}        |  11 +-
>   8 files changed, 181 insertions(+), 59 deletions(-)
>   rename arch/riscv/boot/dts/microchip/{microchip-mpfs-fabric.dtsi => mpfs-icicle-kit-fabric.dtsi} (91%)
>   rename arch/riscv/boot/dts/microchip/{microchip-mpfs-icicle-kit.dts => mpfs-icicle-kit.dts} (95%)
>   create mode 100644 arch/riscv/boot/dts/microchip/mpfs-polarberry-fabric.dtsi
>   create mode 100644 arch/riscv/boot/dts/microchip/mpfs-polarberry.dts
>   rename arch/riscv/boot/dts/microchip/{microchip-mpfs.dtsi => mpfs.dtsi} (98%)
> 


  parent reply	other threads:[~2022-05-23 11:48 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-05-09 14:26 [PATCH v5 00/10] PolarFire SoC dt for 5.19 Conor Dooley
2022-05-09 14:26 ` [PATCH v5 01/10] riscv: dts: microchip: remove icicle memory clocks Conor Dooley
2022-05-09 14:26 ` [PATCH v5 02/10] riscv: dts: microchip: move sysctrlr out of soc bus Conor Dooley
2022-05-09 14:26 ` [PATCH v5 03/10] riscv: dts: microchip: remove soc vendor from filenames Conor Dooley
2022-05-09 14:26 ` [PATCH v5 04/10] dt-bindings: riscv: microchip: document icicle reference design Conor Dooley
2022-05-11 13:33   ` Rob Herring
2022-05-09 14:26 ` [PATCH v5 05/10] riscv: dts: microchip: make the fabric dtsi board specific Conor Dooley
2022-05-09 14:26 ` [PATCH v5 06/10] dt-bindings: vendor-prefixes: add Sundance DSP Conor Dooley
2022-05-09 14:26 ` [PATCH v5 07/10] dt-bindings: riscv: microchip: add polarberry compatible string Conor Dooley
2022-05-09 14:26 ` [PATCH v5 08/10] riscv: dts: microchip: add the sundance polarberry Conor Dooley
2022-05-09 14:26 ` [PATCH v5 09/10] riscv: microchip: icicle: readability fixes Conor Dooley
2022-05-15 19:51   ` Heiko Stübner
2022-05-09 14:26 ` [PATCH v5 10/10] riscv: dts: icicle: sort nodes alphabetically Conor Dooley
2022-05-15 19:51   ` Heiko Stübner
2022-05-23 11:47 ` Conor.Dooley [this message]
2022-06-02  2:07   ` [PATCH v5 00/10] PolarFire SoC dt for 5.19 Palmer Dabbelt
2022-06-02  4:39     ` Conor.Dooley

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3cf58174-1ddd-219f-9f14-4d0015f697e7@microchip.com \
    --to=conor.dooley@microchip.com \
    --cc=Cyril.Jean@microchip.com \
    --cc=Daire.McNamara@microchip.com \
    --cc=aou@eecs.berkeley.edu \
    --cc=arnd@arndb.de \
    --cc=devicetree@vger.kernel.org \
    --cc=heiko@sntech.de \
    --cc=krzk+dt@kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=palmer@dabbelt.com \
    --cc=palmer@rivosinc.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).