From: Devi Priya <quic_devipriy@quicinc.com>
To: Konrad Dybcio <konrad.dybcio@linaro.org>, <agross@kernel.org>,
<andersson@kernel.org>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>, <mturquette@baylibre.com>,
<sboyd@kernel.org>, <ulf.hansson@linaro.org>,
<linus.walleij@linaro.org>, <catalin.marinas@arm.com>,
<will@kernel.org>, <p.zabel@pengutronix.de>,
<shawnguo@kernel.org>, <arnd@arndb.de>,
<marcel.ziswiler@toradex.com>, <dmitry.baryshkov@linaro.org>,
<nfraprado@collabora.com>, <broonie@kernel.org>,
<tdas@codeaurora.org>, <bhupesh.sharma@linaro.org>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>,
<linux-mmc@vger.kernel.org>, <linux-gpio@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Cc: <quic_srichara@quicinc.com>, <quic_gokulsri@quicinc.com>,
<quic_sjaganat@quicinc.com>, <quic_kathirav@quicinc.com>,
<quic_arajkuma@quicinc.com>, <quic_anusha@quicinc.com>,
<quic_poovendh@quicinc.com>
Subject: Re: [PATCH V1 4/8] pinctrl: qcom: Add IPQ9574 pinctrl driver
Date: Fri, 27 Jan 2023 14:46:54 +0530 [thread overview]
Message-ID: <3dc2b369-cdb5-f435-4c05-c67ec4ccbcea@quicinc.com> (raw)
In-Reply-To: <bd788bbd-bc62-4a16-994e-f7b527f58fe5@linaro.org>
On 1/26/2023 5:21 AM, Konrad Dybcio wrote:
>
>
> On 24.01.2023 15:15, devi priya wrote:
>> Add pinctrl definitions for the TLMM of IPQ9574
>>
>> Co-developed-by: Anusha Rao <quic_anusha@quicinc.com>
>> Signed-off-by: Anusha Rao <quic_anusha@quicinc.com>
>> Signed-off-by: devi priya <quic_devipriy@quicinc.com>
>> ---
> [...]
>
>> +enum ipq9574_functions {
>> + msm_mux_atest_char,
>> + msm_mux_atest_char0,
>> + msm_mux_atest_char1,
>> + msm_mux_atest_char2,
>> + msm_mux_atest_char3,
>> + msm_mux_audio_pdm0,
>> + msm_mux_audio_pdm1,
>> + msm_mux_audio_pri,
>> + msm_mux_audio_sec,
>> + msm_mux_blsp0_spi,
>> + msm_mux_blsp0_uart,
>> + msm_mux_blsp1_i2c,
>> + msm_mux_blsp1_spi,
>> + msm_mux_blsp1_uart,
>> + msm_mux_blsp2_i2c,
>> + msm_mux_blsp2_spi,
>> + msm_mux_blsp2_uart,
>> + msm_mux_blsp3_i2c,
>> + msm_mux_blsp3_spi,
>> + msm_mux_blsp3_uart,
>> + msm_mux_blsp4_i2c,
>> + msm_mux_blsp4_spi,
>> + msm_mux_blsp4_uart,
>> + msm_mux_blsp5_i2c,
>> + msm_mux_blsp5_uart,
>> + msm_mux_cri_trng0,
>> + msm_mux_cri_trng1,
>> + msm_mux_cri_trng2,
>> + msm_mux_cri_trng3,
>> + msm_mux_cxc0,
>> + msm_mux_cxc1,
>> + msm_mux_dbg_out,
>> + msm_mux_dwc_ddrphy,
>> + msm_mux_gcc_plltest,
>> + msm_mux_gcc_tlmm,
>> + msm_mux_gpio,
>
>> + msm_mux_mac00,
>> + msm_mux_mac01,
>> + msm_mux_mac10,
>> + msm_mux_mac11,
> msm_mux_mac?
Okay, will have msm_mux_mac enum instead of the above entries(00, 01,
10, 11)
>
>> + msm_mux_mdc,
>> + msm_mux_mdio,
>> + msm_mux_pcie0_clk,
>> + msm_mux_pcie0_wake,
>> + msm_mux_pcie1_clk,
>> + msm_mux_pcie1_wake,
>> + msm_mux_pcie2_clk,
>> + msm_mux_pcie2_wake,
>> + msm_mux_pcie3_clk,
>> + msm_mux_pcie3_wake,
>> + msm_mux_prng_rosc0,
>> + msm_mux_prng_rosc1,
>> + msm_mux_prng_rosc2,
>> + msm_mux_prng_rosc3,
>
>> + msm_mux_pta1_0,
>> + msm_mux_pta1_1,
>> + msm_mux_pta1_2,
>> + msm_mux_pta20,
>> + msm_mux_pta21,
> msm_mux_pta?
Okay
>
>> + msm_mux_pwm00,
>> + msm_mux_pwm01,
>> + msm_mux_pwm02,
>> + msm_mux_pwm03,
>> + msm_mux_pwm04,
>> + msm_mux_pwm10,
>> + msm_mux_pwm11,
>> + msm_mux_pwm12,
>> + msm_mux_pwm13,
>> + msm_mux_pwm14,
>> + msm_mux_pwm20,
>> + msm_mux_pwm21,
>> + msm_mux_pwm22,
>> + msm_mux_pwm23,
>> + msm_mux_pwm24,
>> + msm_mux_pwm30,
>> + msm_mux_pwm31,
>> + msm_mux_pwm32,
>> + msm_mux_pwm33,
> msm_mux_pwm?
Okay
>
> [...]
>
>> +
>> +static const int ipq9574_reserved_gpios[] = {
>> + 59, -1
>> +};
> We know it's necessary and it's good that you take care
> of it, but it would be even nicer if you left a comment
> explaining why the rx0/pwm23/qdss_tracedata_a gpio can
> not be accessed and what it's used for.
>
Sure, will add comments in V3
Reserving the GPIO as it is used for controlling the QFPROM LDO
regulator by the security component
> Konrad
>> +
>> +static const struct msm_pinctrl_soc_data ipq9574_pinctrl = {
>> + .pins = ipq9574_pins,
>> + .npins = ARRAY_SIZE(ipq9574_pins),
>> + .functions = ipq9574_functions,
>> + .nfunctions = ARRAY_SIZE(ipq9574_functions),
>> + .groups = ipq9574_groups,
>> + .ngroups = ARRAY_SIZE(ipq9574_groups),
>> + .reserved_gpios = ipq9574_reserved_gpios,
>> + .ngpios = 65,
>> +};
>> +
>> +static int ipq9574_pinctrl_probe(struct platform_device *pdev)
>> +{
>> + return msm_pinctrl_probe(pdev, &ipq9574_pinctrl);
>> +}
>> +
>> +static const struct of_device_id ipq9574_pinctrl_of_match[] = {
>> + { .compatible = "qcom,ipq9574-tlmm", },
>> + { },
>> +};
>> +
>> +static struct platform_driver ipq9574_pinctrl_driver = {
>> + .driver = {
>> + .name = "ipq9574-tlmm",
>> + .of_match_table = ipq9574_pinctrl_of_match,
>> + },
>> + .probe = ipq9574_pinctrl_probe,
>> + .remove = msm_pinctrl_remove,
>> +};
>> +
>> +static int __init ipq9574_pinctrl_init(void)
>> +{
>> + return platform_driver_register(&ipq9574_pinctrl_driver);
>> +}
>> +arch_initcall(ipq9574_pinctrl_init);
>> +
>> +static void __exit ipq9574_pinctrl_exit(void)
>> +{
>> + platform_driver_unregister(&ipq9574_pinctrl_driver);
>> +}
>> +module_exit(ipq9574_pinctrl_exit);
>> +
>> +MODULE_DESCRIPTION("QTI IPQ9574 TLMM driver");
>> +MODULE_LICENSE("GPL");
>> +MODULE_DEVICE_TABLE(of, ipq9574_pinctrl_of_match);
Best Regards,
Devi Priya
next prev parent reply other threads:[~2023-01-27 9:17 UTC|newest]
Thread overview: 29+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-24 14:15 [PATCH V1 0/8] Add minimal boot support for IPQ9574 devi priya
2023-01-24 14:15 ` [PATCH V1 1/8] dt-bindings: Add ipq9574 clock and reset definitions devi priya
2023-01-25 9:04 ` Kathiravan Thirumoorthy
2023-01-29 11:21 ` Devi Priya
2023-01-24 14:15 ` [PATCH V1 2/8] clk: qcom: Add Global Clock Controller driver for IPQ9574 devi priya
2023-01-25 23:47 ` Konrad Dybcio
2023-01-27 9:08 ` Devi Priya
2023-01-24 14:15 ` [PATCH V1 3/8] dt-bindings: pinctrl: qcom: Document IPQ9574 pinctrl driver devi priya
2023-01-24 15:08 ` Krzysztof Kozlowski
2023-01-25 11:02 ` Devi Priya
2023-01-25 11:07 ` Krzysztof Kozlowski
2023-01-29 11:19 ` Devi Priya
2023-01-24 14:15 ` [PATCH V1 4/8] pinctrl: qcom: Add " devi priya
2023-01-25 23:51 ` Konrad Dybcio
2023-01-27 9:16 ` Devi Priya [this message]
2023-01-24 14:15 ` [PATCH V1 5/8] dt-bindings: arm: qcom: Add ipq9574 compatible devi priya
2023-01-24 14:15 ` [PATCH V1 6/8] dt-bindings: mmc: sdhci-msm: Document the IPQ9574 compatible devi priya
2023-01-27 8:50 ` Linus Walleij
2023-01-27 10:56 ` Ulf Hansson
2023-01-24 14:15 ` [PATCH V1 7/8] arm64: dts: qcom: Add ipq9574 SoC and AL02 board support devi priya
2023-01-24 15:14 ` Krzysztof Kozlowski
2023-01-25 11:12 ` Devi Priya
2023-01-25 23:40 ` Konrad Dybcio
2023-01-27 9:38 ` Devi Priya
2023-01-24 17:11 ` Dmitry Baryshkov
2023-01-25 11:07 ` Devi Priya
2023-01-24 14:15 ` [PATCH V1 8/8] arm64: defconfig: Enable IPQ9574 SoC base configs devi priya
2023-01-24 14:32 ` [PATCH V1 0/8] Add minimal boot support for IPQ9574 Krzysztof Kozlowski
2023-01-25 11:11 ` Devi Priya
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3dc2b369-cdb5-f435-4c05-c67ec4ccbcea@quicinc.com \
--to=quic_devipriy@quicinc.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=arnd@arndb.de \
--cc=bhupesh.sharma@linaro.org \
--cc=broonie@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=marcel.ziswiler@toradex.com \
--cc=mturquette@baylibre.com \
--cc=nfraprado@collabora.com \
--cc=p.zabel@pengutronix.de \
--cc=quic_anusha@quicinc.com \
--cc=quic_arajkuma@quicinc.com \
--cc=quic_gokulsri@quicinc.com \
--cc=quic_kathirav@quicinc.com \
--cc=quic_poovendh@quicinc.com \
--cc=quic_sjaganat@quicinc.com \
--cc=quic_srichara@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
--cc=tdas@codeaurora.org \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).