From: <Conor.Dooley@microchip.com>
To: <broonie@kernel.org>, <Nagasuresh.Relli@microchip.com>
Cc: <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<Conor.Dooley@microchip.com>, <linux-spi@vger.kernel.org>,
<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<Valentina.FernandezAlanis@microchip.com>
Subject: Re: [PATCH v3 4/4] MAINTAINERS: add qspi to Polarfire SoC entry
Date: Fri, 5 Aug 2022 12:07:57 +0000 [thread overview]
Message-ID: <4054682e-fc97-377f-9ebf-da99d2f3ec5c@microchip.com> (raw)
In-Reply-To: <Yuz5jZlRLr3pBCcb@sirena.org.uk>
On 05/08/2022 12:05, Mark Brown wrote:
> On Fri, Aug 05, 2022 at 11:00:19AM +0530, Naga Sureshkumar Relli wrote:
>> Add the qspi driver to existing Polarfire SoC entry.
>
>> +++ b/MAINTAINERS
>> @@ -17146,6 +17146,7 @@ S: Supported
>> F: arch/riscv/boot/dts/microchip/
>> F: drivers/mailbox/mailbox-mpfs.c
>> F: drivers/soc/microchip/
>> +F: drivers/spi/spi-microchip-core-qspi.c
>> F: drivers/spi/spi-microchip-core.c
>> F: include/soc/microchip/mpfs.h
>
> You should also add a pattern for the DT binding here.
All of the bindings for the platform should have entries then
right? I'll send a separate patch adding all of the missing
bindings. I have a deferred change to the entry that needs to
be sent to Arnd anyway so I can queue the two together.
Nothing to be gained by waiting until this driver lands in 6.1+
to have MAINTAINERS coverage of the bindings :)
Thanks,
Conor.
next prev parent reply other threads:[~2022-08-05 12:08 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-08-05 5:30 [PATCH v3 0/4] Add support for Microchip QSPI controller Naga Sureshkumar Relli
2022-08-05 5:30 ` [PATCH v3 1/4] spi: dt-binding: document microchip coreQSPI Naga Sureshkumar Relli
2022-08-05 6:46 ` Krzysztof Kozlowski
2022-08-05 5:30 ` [PATCH v3 2/4] spi: dt-binding: add coreqspi as a fallback for mpfs-qspi Naga Sureshkumar Relli
2022-08-05 6:47 ` Krzysztof Kozlowski
2022-08-05 6:49 ` Krzysztof Kozlowski
2022-08-05 7:34 ` Conor.Dooley
2022-08-05 8:12 ` Krzysztof Kozlowski
2022-08-05 8:44 ` Conor.Dooley
2022-08-05 8:47 ` Krzysztof Kozlowski
2022-08-05 14:14 ` Rob Herring
2022-08-05 5:30 ` [PATCH v3 3/4] spi: microchip-core-qspi: Add support for microchip fpga qspi controllers Naga Sureshkumar Relli
2022-08-05 6:50 ` Krzysztof Kozlowski
2022-08-05 5:30 ` [PATCH v3 4/4] MAINTAINERS: add qspi to Polarfire SoC entry Naga Sureshkumar Relli
2022-08-05 6:50 ` Krzysztof Kozlowski
2022-08-05 11:04 ` Mark Brown
2022-08-05 11:05 ` Mark Brown
2022-08-05 12:07 ` Conor.Dooley [this message]
2022-08-05 12:11 ` Mark Brown
2022-08-05 9:14 ` [PATCH v3 0/4] Add support for Microchip QSPI controller Conor.Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4054682e-fc97-377f-9ebf-da99d2f3ec5c@microchip.com \
--to=conor.dooley@microchip.com \
--cc=Nagasuresh.Relli@microchip.com \
--cc=Valentina.FernandezAlanis@microchip.com \
--cc=broonie@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-spi@vger.kernel.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).