From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7092F37881A for ; Tue, 7 Apr 2026 19:47:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775591269; cv=none; b=uUcXCZzJoz/DuUYERYsJlvhNwyxDiuykFfrSyA7hrZkqSp83w0eYOQ9vxc7wceBh9+I0Nn1P4bUBR5UZL0tdXEYSX9cOvPV/pJFz0tXsN9L78SJwYW2+RfjAoqgfsIJr+SO8eftBTN1KBA+gNv+528VX8Ou6vZZuANTdTmyFyH8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1775591269; c=relaxed/simple; bh=fMEaVWRJWwr20DcJ5jJvBkYeW1L6rTR0eaWjDUW3rHY=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=KMKqmLgnRQ8vZoBP0Up6fEniW9OWR4IVj35Qxmb1ZJ3cqdgTTsnNA3p9VfK1aX9JDkHaXkfu/E+/qMTLVtxCTmppa87z12ZPUD469EQPZSbf6HdqXnYKiVvG8RHFvC57+uRQ71JLpWaCbJ4N24r05X2ggnEpaOhNGO+b44UOMM0= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Cq0HzqAY; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=LZDq/TVZ; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Cq0HzqAY"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="LZDq/TVZ" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 637J8DiC1005987 for ; Tue, 7 Apr 2026 19:47:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= mx2nW3TGm+gbW2gkpnD1dEyG3W/yx0jbU/zDIexZ9Ug=; b=Cq0HzqAYmw4kUROf rz5ABSgHgK/uUTQLPXwVM/i8ggogtbgIpsO85e7iWdeKy5NT+2B5vEZPhE6cMO46 vdSGqqValzd+vJlSNlz2OWtBpNdZ+0wc7Am1kxKpP7eud8ESoWu3Z9EsvYBT51e6 rO94AVdYSUpCn6ipSz9meDbsxgESkUDn32aOE8iZLb2ric5BFrplx9LWXtor4LzF 5LluhN4miAaEGN5pH23hp8dm+CFbhgCZC7ULC15Z+XdParolusuQBJPUckudWSbk qFvzAlLBpwgVtMHboPQ+z2OpbGVJ8Ywn9lzYvADU7ixiJTH929Jjww3gQlzWA43y vWdZSw== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4dd7tp8457-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 07 Apr 2026 19:47:47 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2b2489af602so1862935ad.1 for ; Tue, 07 Apr 2026 12:47:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1775591267; x=1776196067; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=mx2nW3TGm+gbW2gkpnD1dEyG3W/yx0jbU/zDIexZ9Ug=; b=LZDq/TVZbWdTyXEexnSg9QhKm46astO3BYFyJlfsPNwWoJolJBxFMhuB6oZp5xa7vU Lo2Q5zD0SfhU08gZtrjcUbfUPwmfzMYOsFW7fA5SfV3Ep6eNao5ojwTBWy8c45gvE4P+ qEJK7e26c4J40RozvfKYi1ZzTYx363ueofVVLSZLGwJ33oAKK3MZ0pmZ6hCmyNQ0PPYS VcUuMDrGAPiHdvi0Wf8p+ztfHjDMlTxgP5b1K2NafwdDqSvH7t5pQrGvUsXRAC9fV1lR /q878YLn/JQSynSBaaKTT0AEcc7LzPVW+bgWlSwj6x6KKqrVcYazmPk2TmRRAKOluxTX QsOA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1775591267; x=1776196067; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=mx2nW3TGm+gbW2gkpnD1dEyG3W/yx0jbU/zDIexZ9Ug=; b=UeXQXtP7AP9iPG3JrmqFJSFOFI3eIO3Jztsva4bgIj2tK3QOtEVKOGszEGR1puP5Mt to6wwBIkL+8mY7DXrKHJAgJFuVulNNrpMERFtWHjODH6h6ygsX6PcYfpid+agJKlrrNW IjDUwnk4ZefFozlSEGoH08Sco7OctfDg+Dfkq3rcWqqmSxO6PwDyYHu+dAozz6cDaQoM vdIRpWM/wJJpi+WsqEmbGNnDN6A2JVFYWM1pJ7V56uuEYzdFr9oLr4iiOeMhCJlbxHEQ Qd8sb//OOq9CFKMHWoWbHIChAJEZl/Ol5MDryCOWZmDc64Y73tc4w/MAa/rbq9pKZyuV jQuA== X-Forwarded-Encrypted: i=1; AJvYcCXx1ZoyhCRN3SpODRUiDX4h+EM8NZiERhYHbtWZA/VZ1Vy8VsyVM+NaVdadbqbLMqFLgdOdTDjBfPJY@vger.kernel.org X-Gm-Message-State: AOJu0YzQ3RPcvCiThURa1hw5LnEhAPdV93OA47Le9W9+VvAdMjKhT2hg CEdJH7eceVA/qftlZAr96Q5dzsEWFqD8AmI8fKJjb0wWK6kS4suCGm9f604chlAhwLKpz2I/MDb cNu0Y0JTJwUsyDIM+oTgP1NobtwXs51KdjT+9fVlC2mqKLnBMQ3E3vA3PeXGh77C9 X-Gm-Gg: AeBDievMbjmJuwTPANEeNuuM8u6ZK7PDKKIZBk8FVtV2sCni/WxRHG+zeEMNYobJbgW fAQTeSEW5v7tRvGfXrH5nGGRWeKp997AfcLpOZ16V4b3Lq9vHcP/2kCNdHS3lH1iA9k/+2iJq6P dO4R17vdtArWKUvHLl3ajREWhIPo1Spq6WEzkUus4VuxGPBwhR9T37JsQ6KK127dm5uwSP2jy1m 4QQh/NHalB8jZEDJPYSwBBWVpt3fyNk4NVvLrg/ZrhMx3F/2N/qPhD5PlP2yPW4jLKQwyJ7AVHW Wj6Qyof/aW2734ii8S0gMH0cTOigrYergsbQM6bn7PbWVaposiOxmZ1KpjmevOCRhS1POwa1/AJ 7epnGyN2RzQ8O79XZ27GhpU7EzFp+zO+BgA+M9luc6Fzlqg== X-Received: by 2002:a17:903:4b03:b0:2ae:5a38:96bb with SMTP id d9443c01a7336-2b277d633f8mr200814155ad.2.1775591266824; Tue, 07 Apr 2026 12:47:46 -0700 (PDT) X-Received: by 2002:a17:903:4b03:b0:2ae:5a38:96bb with SMTP id d9443c01a7336-2b277d633f8mr200813805ad.2.1775591266228; Tue, 07 Apr 2026 12:47:46 -0700 (PDT) Received: from [192.168.1.8] ([106.222.229.237]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2b274979525sm220032045ad.45.2026.04.07.12.47.38 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 07 Apr 2026 12:47:45 -0700 (PDT) Message-ID: <40ef32f0-149c-4166-ac89-31254239ffa8@oss.qualcomm.com> Date: Wed, 8 Apr 2026 01:17:36 +0530 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH RFC v2 2/6] drm/msm/adreno: rename llc_mmio to cx_misc_mmio To: Alexander Koskovich , Rob Clark , Dmitry Baryshkov , Abhinav Kumar , Jessica Zhang , Sean Paul , Marijn Suijten , Maarten Lankhorst , Maxime Ripard , Thomas Zimmermann , David Airlie , Simona Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Bjorn Andersson Cc: Luca Weiss , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20260402-adreno-810-v2-0-ce337ca87a9e@pm.me> <20260402-adreno-810-v2-2-ce337ca87a9e@pm.me> From: Akhil P Oommen Content-Language: en-US In-Reply-To: <20260402-adreno-810-v2-2-ce337ca87a9e@pm.me> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit X-Proofpoint-GUID: uHyySqh3HdVgVIbqnAsAl4mbEcFjctrw X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNDA3MDE4MCBTYWx0ZWRfX2wU7LdHaN9XI nfdmetmD4g5JD1udKVcDWCz9tMIN9HEDQ7n07NRWFPAvdFtKcIHdmuM76qv9bFSlp2QseDeci2u epitqmsEySCb5kSLEQSZGDDdpWhNcuWfBINA+A2zYqkbvvDMTwcu+9pAcGejMm5Ohf4O45IAyCJ qXojtR/nMEcj8L+sArnM8CaqUynCEVf1T+a5uPHAe6R9ZVtv3NDanheOKW4J/K3RkyjjuME1jQH txdb4dCpQz5WBAMpKewtW2qZU+sclQ75gwS7HAZJb1+vOMKPxuqnl8eD9gCSYZgI1yRR6sqlNFR L+Sb+J/Y1Ysptl1rl5egamzuiu7karyX8Tnex9aqtiPiyfDBm0lOMnY/0/OjJqnBjmIn1fWzR3p WH3woYqUcGqhOVg4ycp8pi3+S29V19lLb0zF2wHyWyZvDW8PIyml69hiUgdB965308r3KlLU1b3 5JqXbHR2UJe5sIuNucg== X-Proofpoint-ORIG-GUID: uHyySqh3HdVgVIbqnAsAl4mbEcFjctrw X-Authority-Analysis: v=2.4 cv=DNS/JSNb c=1 sm=1 tr=0 ts=69d55f63 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=oIjhDLspr5RTlLLUpj0f1A==:17 a=IkcTkHD0fZMA:10 a=A5OVakUREuEA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=Um2Pa8k9VHT-vaBCBUpS:22 a=EUspDBNiAAAA:8 a=RkDKJPnwvwvc1UUQWacA:9 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.51,FMLib:17.12.100.49 definitions=2026-04-07_04,2026-04-07_05,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 spamscore=0 lowpriorityscore=0 adultscore=0 priorityscore=1501 impostorscore=0 clxscore=1015 bulkscore=0 phishscore=0 malwarescore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2604010000 definitions=main-2604070180 On 4/3/2026 4:39 AM, Alexander Koskovich wrote: > This region is used for more than just LLCC, it also provides access to > software fuse values (raytracing, etc). > > Rename relevant symbols from _llc to _cx_misc for use in a follow up > change that decouples this from LLCC. > > Signed-off-by: Alexander Koskovich Reviewed-by: Akhil P Oommen -Akhil > --- > drivers/gpu/drm/msm/adreno/a6xx_gmu.c | 8 ++++---- > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 16 ++++++++-------- > drivers/gpu/drm/msm/adreno/a6xx_gpu.h | 14 +++++++------- > drivers/gpu/drm/msm/adreno/a8xx_gpu.c | 2 +- > 4 files changed, 20 insertions(+), 20 deletions(-) > > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > index 916c5d99c4d1..23e5b3a22ea5 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gmu.c > @@ -947,7 +947,7 @@ static int a6xx_gmu_fw_start(struct a6xx_gmu *gmu, unsigned int state) > > /* Turn on TCM (Tightly Coupled Memory) retention */ > if (adreno_is_a7xx(adreno_gpu)) > - a6xx_llc_write(a6xx_gpu, REG_A7XX_CX_MISC_TCM_RET_CNTL, 1); > + a6xx_cx_misc_write(a6xx_gpu, REG_A7XX_CX_MISC_TCM_RET_CNTL, 1); > else if (!adreno_is_a8xx(adreno_gpu)) > gmu_write(gmu, REG_A6XX_GMU_GENERAL_7, 1); > > @@ -1215,7 +1215,7 @@ static int a6xx_gmu_secure_init(struct a6xx_gpu *a6xx_gpu) > if (!qcom_scm_is_available()) { > dev_warn_once(gpu->dev->dev, > "SCM is not available, poking fuse register\n"); > - a6xx_llc_write(a6xx_gpu, REG_A7XX_CX_MISC_SW_FUSE_VALUE, > + a6xx_cx_misc_write(a6xx_gpu, REG_A7XX_CX_MISC_SW_FUSE_VALUE, > A7XX_CX_MISC_SW_FUSE_VALUE_RAYTRACING | > A7XX_CX_MISC_SW_FUSE_VALUE_FASTBLEND | > A7XX_CX_MISC_SW_FUSE_VALUE_LPAC); > @@ -1236,7 +1236,7 @@ static int a6xx_gmu_secure_init(struct a6xx_gpu *a6xx_gpu) > * firmware, find out whether that's the case. The scm call > * above sets the fuse register. > */ > - fuse_val = a6xx_llc_read(a6xx_gpu, > + fuse_val = a6xx_cx_misc_read(a6xx_gpu, > REG_A7XX_CX_MISC_SW_FUSE_VALUE); > adreno_gpu->has_ray_tracing = > !!(fuse_val & A7XX_CX_MISC_SW_FUSE_VALUE_RAYTRACING); > @@ -1299,7 +1299,7 @@ int a6xx_gmu_resume(struct a6xx_gpu *a6xx_gpu) > > /* Check to see if we are doing a cold or warm boot */ > if (adreno_is_a7xx(adreno_gpu) || adreno_is_a8xx(adreno_gpu)) { > - status = a6xx_llc_read(a6xx_gpu, REG_A7XX_CX_MISC_TCM_RET_CNTL) == 1 ? > + status = a6xx_cx_misc_read(a6xx_gpu, REG_A7XX_CX_MISC_TCM_RET_CNTL) == 1 ? > GMU_WARM_BOOT : GMU_COLD_BOOT; > } else if (gmu->legacy) { > status = gmu_read(gmu, REG_A6XX_GMU_GENERAL_7) == 1 ? > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > index e1eae6cb1e40..9847f83b92af 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > @@ -2039,7 +2039,7 @@ static void a6xx_llc_activate(struct a6xx_gpu *a6xx_gpu) > struct msm_gpu *gpu = &adreno_gpu->base; > u32 cntl1_regval = 0; > > - if (IS_ERR(a6xx_gpu->llc_mmio)) > + if (IS_ERR(a6xx_gpu->cx_misc_mmio)) > return; > > if (!llcc_slice_activate(a6xx_gpu->llc_slice)) { > @@ -2078,14 +2078,14 @@ static void a6xx_llc_activate(struct a6xx_gpu *a6xx_gpu) > * pagetables > */ > if (!a6xx_gpu->have_mmu500) { > - a6xx_llc_write(a6xx_gpu, > + a6xx_cx_misc_write(a6xx_gpu, > REG_A6XX_CX_MISC_SYSTEM_CACHE_CNTL_1, cntl1_regval); > > /* > * Program cacheability overrides to not allocate cache > * lines on a write miss > */ > - a6xx_llc_rmw(a6xx_gpu, > + a6xx_cx_misc_rmw(a6xx_gpu, > REG_A6XX_CX_MISC_SYSTEM_CACHE_CNTL_0, 0xF, 0x03); > return; > } > @@ -2098,7 +2098,7 @@ static void a7xx_llc_activate(struct a6xx_gpu *a6xx_gpu) > struct adreno_gpu *adreno_gpu = &a6xx_gpu->base; > struct msm_gpu *gpu = &adreno_gpu->base; > > - if (IS_ERR(a6xx_gpu->llc_mmio)) > + if (IS_ERR(a6xx_gpu->cx_misc_mmio)) > return; > > if (!llcc_slice_activate(a6xx_gpu->llc_slice)) { > @@ -2151,15 +2151,15 @@ static void a6xx_llc_slices_init(struct platform_device *pdev, > of_node_put(phandle); > > if (is_a7xx || !a6xx_gpu->have_mmu500) > - a6xx_gpu->llc_mmio = msm_ioremap(pdev, "cx_mem"); > + a6xx_gpu->cx_misc_mmio = msm_ioremap(pdev, "cx_mem"); > else > - a6xx_gpu->llc_mmio = NULL; > + a6xx_gpu->cx_misc_mmio = NULL; > > a6xx_gpu->llc_slice = llcc_slice_getd(LLCC_GPU); > a6xx_gpu->htw_llc_slice = llcc_slice_getd(LLCC_GPUHTW); > > if (IS_ERR_OR_NULL(a6xx_gpu->llc_slice) && IS_ERR_OR_NULL(a6xx_gpu->htw_llc_slice)) > - a6xx_gpu->llc_mmio = ERR_PTR(-EINVAL); > + a6xx_gpu->cx_misc_mmio = ERR_PTR(-EINVAL); > } > > #define GBIF_CLIENT_HALT_MASK BIT(0) > @@ -2560,7 +2560,7 @@ static int a6xx_read_speedbin(struct device *dev, struct a6xx_gpu *a6xx_gpu, > return ret; > > if (info->quirks & ADRENO_QUIRK_SOFTFUSE) { > - *speedbin = a6xx_llc_read(a6xx_gpu, REG_A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS); > + *speedbin = a6xx_cx_misc_read(a6xx_gpu, REG_A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS); > *speedbin = A8XX_CX_MISC_SW_FUSE_FREQ_LIMIT_STATUS_FINALFREQLIMIT(*speedbin); > return 0; > } > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.h b/drivers/gpu/drm/msm/adreno/a6xx_gpu.h > index eb431e5e00b1..648608c1c98e 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.h > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.h > @@ -102,7 +102,7 @@ struct a6xx_gpu { > > bool has_whereami; > > - void __iomem *llc_mmio; > + void __iomem *cx_misc_mmio; > void *llc_slice; > void *htw_llc_slice; > bool have_mmu500; > @@ -240,19 +240,19 @@ static inline bool a6xx_has_gbif(struct adreno_gpu *gpu) > return true; > } > > -static inline void a6xx_llc_rmw(struct a6xx_gpu *a6xx_gpu, u32 reg, u32 mask, u32 or) > +static inline void a6xx_cx_misc_rmw(struct a6xx_gpu *a6xx_gpu, u32 reg, u32 mask, u32 or) > { > - return msm_rmw(a6xx_gpu->llc_mmio + (reg << 2), mask, or); > + return msm_rmw(a6xx_gpu->cx_misc_mmio + (reg << 2), mask, or); > } > > -static inline u32 a6xx_llc_read(struct a6xx_gpu *a6xx_gpu, u32 reg) > +static inline u32 a6xx_cx_misc_read(struct a6xx_gpu *a6xx_gpu, u32 reg) > { > - return readl(a6xx_gpu->llc_mmio + (reg << 2)); > + return readl(a6xx_gpu->cx_misc_mmio + (reg << 2)); > } > > -static inline void a6xx_llc_write(struct a6xx_gpu *a6xx_gpu, u32 reg, u32 value) > +static inline void a6xx_cx_misc_write(struct a6xx_gpu *a6xx_gpu, u32 reg, u32 value) > { > - writel(value, a6xx_gpu->llc_mmio + (reg << 2)); > + writel(value, a6xx_gpu->cx_misc_mmio + (reg << 2)); > } > > #define shadowptr(_a6xx_gpu, _ring) ((_a6xx_gpu)->shadow_iova + \ > diff --git a/drivers/gpu/drm/msm/adreno/a8xx_gpu.c b/drivers/gpu/drm/msm/adreno/a8xx_gpu.c > index 9e6f2ed69247..8b4b022d9a6b 100644 > --- a/drivers/gpu/drm/msm/adreno/a8xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a8xx_gpu.c > @@ -103,7 +103,7 @@ void a8xx_gpu_get_slice_info(struct msm_gpu *gpu) > return; > } > > - slice_mask &= a6xx_llc_read(a6xx_gpu, > + slice_mask &= a6xx_cx_misc_read(a6xx_gpu, > REG_A8XX_CX_MISC_SLICE_ENABLE_FINAL); > > a6xx_gpu->slice_mask = slice_mask; >