From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm2-f12.google.com (mail-wm2-f12.google.com [74.125.225.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 206943B5F50 for ; Sun, 4 Oct 2026 15:28:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.140 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791127725; cv=none; b=sWGO/Co7YxKz1cDl0Nhr3aUAwWBAk4hENlIUuU7gJIq6iVJhM1hWgSXRXlqdKunJXZpYE4+EtrI0nN5a58CHuOF0mUdeiKqJAZtskpxKqTL0HLS8ShAirQra76zjXjfZe7BmCdHxlnWBfexDeTgNguxPwLd7o0P0ejyxNMcPBw8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1791127725; c=relaxed/simple; bh=bAbuzrhxzxKziDCqa8JoYkrRD1FsUq1P0pQ8nvCKJ7c=; h=Message-ID:Date:MIME-Version:From:Subject:To:Cc:References: In-Reply-To:Content-Type; b=T2aPUHbV8qxeiagfY9qx9Puwe3U515lLuayhUnPcQLLN8/sG3qzEdDKuDoc9l8+OAriH7TWeAt4nuk9snYBtE8FoedyYmRiuIky09QxG9g9m8XHOeEUG7FaPf3beBticapVhgyrPw3s16uXOY8y4VD/MrUGdsyvxdPARKHAN17E= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=wHLu3uL0; arc=none smtp.client-ip=74.125.225.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="wHLu3uL0" Received: by mail-wm2-f12.google.com with SMTP id 5b1f17b1804b1-4a003bd18e5so5703285e9.0 for ; Sun, 04 Oct 2026 08:28:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1791127722; x=1791732522; darn=vger.kernel.org; h=content-transfer-encoding:content-type:in-reply-to:organization :autocrypt:content-language:references:cc:to:subject:reply-to:from :user-agent:mime-version:date:message-id:from:to:cc:subject:date :message-id:reply-to:content-type; bh=0MkHQ33bfr4m25EDydRQk1cIUu8p3JZCdXBnxf0p91E=; b=wHLu3uL0quXkkD2knVQL5Ih1zMwbNfYU8SNRGgBdyo8KirDom3yXryyIj0GCIyRM0S yjbtgzK6BOSumTChwRmHi0ZxmuumzjNAm+p1AsOD5YXHZuWX+IYWjVe2gobbEJnC7yLR f8y232ZRDwxc1/4kkrUlcEkZ//wM1lTjnA/+gh2KQpWzr2R0qp/PhWx3xK5ozwh9spy7 yS3iiEdDyncETVUp5gXDiT7lF708oWuOgOTF4coeMk9CKme+4QD/h8DHi6nS8fu9Z3qN EfHrTtXggfXE+rwIKgJeyLF0h/IfVNoaeta1LO8rz0+94E31TBhmXFxp0ysiRkJSozvK 93EA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1791127722; x=1791732522; h=content-transfer-encoding:content-type:in-reply-to:organization :autocrypt:content-language:references:cc:to:subject:reply-to:from :user-agent:mime-version:date:message-id:x-gm-gg:x-gm-message-state :from:to:cc:subject:date:message-id:reply-to:content-type; bh=0MkHQ33bfr4m25EDydRQk1cIUu8p3JZCdXBnxf0p91E=; b=U721hjH2yXfGifSEKYfc5PqPvxB8Hr3aDhNmbxtodn7qD1vDAYqw50gg4633b7TOF9 /ncckv01BM92/gsh7ilYxgc5lVwNjZyfTRSKjP7e85i4rUQ210heJHOERTLuwJMmJrTc A6eGL3DiZa6cBfQ6PeWTtj19wGW01pWX8trMhQM7QdhxnDRaFIDn8D13rbPK4ZA/pc7W mXG9k8ImktCIe+RPezsSWJnw2YzXu1+yrxoZb/9Gg9n5cRaO7Ny+GX8qhGTyZnBQ5O0Z jBwVT9oINQR7GGtPa7OsmvNt/kyMp+ZbqG3etivxnIRvp8V/Z1TXnbfRt8kwAGXqQnLL Egsw== X-Forwarded-Encrypted: i=1; AKwUvBxsEp7YTZVMZDwx3lQV1hbBIfc1N3DpcEN6q2B1wGPJKwXRVi540Oxr7r6ElFFMT+Ko85Yh8hR/s53b@vger.kernel.org X-Gm-Message-State: AFuF++k9o6snfDHaWK18psRp3Hf48x6f3IEaS5Qw15WwcwnJWbTofDF5 T8e7u/u8UWcf1h1R8FtEXW9OehfKmoY3KGQnDDl/kiB6spTWhJZFVPr7vA+9I1NkXSg= X-Gm-Gg: AYBFou3f0KnRjcvab648fzO+ILfacU4vnuph4ZXNnPfviYBvQXJNRcZBzoaBsVb6qYG vVfyVKpb/6A88OUIMIQLd6cRXMVWzb58ssx4tSWB5iqqOfdzrd7yV9vq5GTJRe3NydND0/dUB7y wILn4/nFQpjWkeFwNo6v/8NhBvtueq5LGrAd9qxF5HD9Nxls3ueCzrWRY+N0Tq0B5U9xzXHqwf3 0ydEYvOT1IZkbrjpe+lCbvZJ0DYXQCd/Hf2YlQ4hFZBrTg1njJBVvad/Cz9NJgoNrbMuYhPpy6y jahrjmNWTRifjMivlyAQVbtBhXpa49q3MYtK6L9oAd95hOA8kjDjNWVdipqXZlYbt9FP9gLPBpI p03DZY0vHZ2OZHaFh8pzaA9aiY7fyGH6+MKaqOBAPaB/x2lTYcvRRzJHtGO5aPOP248tlzPiPQI zqaJL4gN9+pZs0ewkvn/7gt+ZjhFT1AGpBYXnta68ii1TQwBX0p1zpEigMjhkfzKnbjpee2BCgB 7VW1lS3rsw/0Q22N8pd X-Received: by 2002:a05:600c:8b6c:b0:49f:ec98:f030 with SMTP id 5b1f17b1804b1-4a0276b3e15mr140322415e9.33.1791127722245; Sun, 04 Oct 2026 08:28:42 -0700 (PDT) Received: from [172.20.10.3] ([37.169.53.153]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4a039505568sm231387545e9.3.2026.10.04.08.28.39 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Sun, 04 Oct 2026 08:28:41 -0700 (PDT) Message-ID: <413e7e67-ccdc-40e3-b360-8e349820de85@linaro.org> Date: Sun, 4 Oct 2026 17:28:39 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird From: Neil Armstrong Reply-To: Neil Armstrong Subject: Re: [RFC PATCH 4/6] arm64: dts: amlogic: t7: add the ethernet pinctrl nodes To: Lucas Tanure , xianwei.zhao@amlogic.com, Andrew Lunn , "David S. Miller" , Eric Dumazet , Jakub Kicinski , Paolo Abeni , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kevin Hilman , Jerome Brunet , Martin Blumenstingl , Maxime Chevallier , Maxime Coquelin , Alexandre Torgue Cc: netdev@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com References: <20261004144046.391444-1-tanure@linux.com> <20261004144046.391444-5-tanure@linux.com> Content-Language: en-US, fr Autocrypt: addr=neil.armstrong@linaro.org; keydata= xsBNBE1ZBs8BCAD78xVLsXPwV/2qQx2FaO/7mhWL0Qodw8UcQJnkrWmgTFRobtTWxuRx8WWP GTjuhvbleoQ5Cxjr+v+1ARGCH46MxFP5DwauzPekwJUD5QKZlaw/bURTLmS2id5wWi3lqVH4 BVF2WzvGyyeV1o4RTCYDnZ9VLLylJ9bneEaIs/7cjCEbipGGFlfIML3sfqnIvMAxIMZrvcl9 qPV2k+KQ7q+aXavU5W+yLNn7QtXUB530Zlk/d2ETgzQ5FLYYnUDAaRl+8JUTjc0CNOTpCeik 80TZcE6f8M76Xa6yU8VcNko94Ck7iB4vj70q76P/J7kt98hklrr85/3NU3oti3nrIHmHABEB AAHNKk5laWwgQXJtc3Ryb25nIDxuZWlsLmFybXN0cm9uZ0BsaW5hcm8ub3JnPsLAkQQTAQoA OwIbIwULCQgHAwUVCgkICwUWAgMBAAIeAQIXgBYhBInsPQWERiF0UPIoSBaat7Gkz/iuBQJk Q5wSAhkBAAoJEBaat7Gkz/iuyhMIANiD94qDtUTJRfEW6GwXmtKWwl/mvqQtaTtZID2dos04 YqBbshiJbejgVJjy+HODcNUIKBB3PSLaln4ltdsV73SBcwUNdzebfKspAQunCM22Mn6FBIxQ GizsMLcP/0FX4en9NaKGfK6ZdKK6kN1GR9YffMJd2P08EO8mHowmSRe/ExAODhAs9W7XXExw UNCY4pVJyRPpEhv373vvff60bHxc1k/FF9WaPscMt7hlkbFLUs85kHtQAmr8pV5Hy9ezsSRa GzJmiVclkPc2BY592IGBXRDQ38urXeM4nfhhvqA50b/nAEXc6FzqgXqDkEIwR66/Gbp0t3+r yQzpKRyQif3OwE0ETVkGzwEIALyKDN/OGURaHBVzwjgYq+ZtifvekdrSNl8TIDH8g1xicBYp QTbPn6bbSZbdvfeQPNCcD4/EhXZuhQXMcoJsQQQnO4vwVULmPGgtGf8PVc7dxKOeta+qUh6+ SRh3vIcAUFHDT3f/Zdspz+e2E0hPV2hiSvICLk11qO6cyJE13zeNFoeY3ggrKY+IzbFomIZY 4yG6xI99NIPEVE9lNBXBKIlewIyVlkOaYvJWSV+p5gdJXOvScNN1epm5YHmf9aE2ZjnqZGoM Mtsyw18YoX9BqMFInxqYQQ3j/HpVgTSvmo5ea5qQDDUaCsaTf8UeDcwYOtgI8iL4oHcsGtUX oUk33HEAEQEAAcLAXwQYAQIACQUCTVkGzwIbDAAKCRAWmrexpM/4rrXiB/sGbkQ6itMrAIfn M7IbRuiSZS1unlySUVYu3SD6YBYnNi3G5EpbwfBNuT3H8//rVvtOFK4OD8cRYkxXRQmTvqa3 3eDIHu/zr1HMKErm+2SD6PO9umRef8V82o2oaCLvf4WeIssFjwB0b6a12opuRP7yo3E3gTCS KmbUuLv1CtxKQF+fUV1cVaTPMyT25Od+RC1K+iOR0F54oUJvJeq7fUzbn/KdlhA8XPGzwGRy 4zcsPWvwnXgfe5tk680fEKZVwOZKIEuJC3v+/yZpQzDvGYJvbyix0lHnrCzq43WefRHI5XTT QbM0WUIBIcGmq38+OgUsMYu4NzLu7uZFAcmp6h8g Organization: Linaro In-Reply-To: <20261004144046.391444-5-tanure@linux.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit On 10/4/26 16:40, Lucas Tanure wrote: > The SoC brings its ethernet interface out on bank Z, but no pin groups > were described, so a board had no way to hand those pins over to the > MAC. > > Describe them as the two sets a board actually needs: the nine pins the > interface always uses, and the five extra ones RGMII adds for its wider > data path. > > Assisted-by: LLM > Signed-off-by: Lucas Tanure > --- > arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi | 30 +++++++++++++++++++++ > 1 file changed, 30 insertions(+) > > diff --git a/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi b/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > index 6894c06a836b..7bd53ec16607 100644 > --- a/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > +++ b/arch/arm64/boot/dts/amlogic/amlogic-t7.dtsi > @@ -376,6 +376,36 @@ mux { > }; > }; > > + eth_pins: eth { > + mux { > + groups = "eth_mdio", > + "eth_mdc", > + "eth_rgmii_rx_clk", > + "eth_rx_dv", > + "eth_rxd0", > + "eth_rxd1", > + "eth_txen", > + "eth_txd0", > + "eth_txd1"; > + function = "eth"; > + drive-strength-microamp = <4000>; > + bias-disable; > + }; > + }; > + > + eth_rgmii_pins: eth-rgmii { > + mux { > + groups = "eth_rxd2_rgmii", > + "eth_rxd3_rgmii", > + "eth_rgmii_tx_clk", > + "eth_txd2_rgmii", > + "eth_txd3_rgmii"; > + function = "eth"; > + drive-strength-microamp = <4000>; > + bias-disable; > + }; > + }; > + > i2c0_ao_d_pins: i2c0-ao-d { > mux { > groups = "i2c0_ao_sck_d", Reviewed-by: Neil Armstrong Thanks, Neil