From mboxrd@z Thu Jan 1 00:00:00 1970 From: Arnd Bergmann Subject: Re: [PATCH 3/3] net: hisilicon: new hip04 ethernet driver Date: Mon, 24 Mar 2014 18:23:58 +0100 Message-ID: <4644970.WiIKNXNpdP@wuerfel> References: <1395670496-17381-1-git-send-email-zhangfei.gao@linaro.org> <1395670496-17381-4-git-send-email-zhangfei.gao@linaro.org> Mime-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7Bit Return-path: In-Reply-To: Sender: netdev-owner@vger.kernel.org To: Florian Fainelli Cc: Zhangfei Gao , David Miller , Russell King , Sergei Shtylyov , Mark Rutland , "linux-arm-kernel@lists.infradead.org" , netdev , "devicetree@vger.kernel.org" List-Id: devicetree@vger.kernel.org On Monday 24 March 2014 09:32:17 Florian Fainelli wrote: > > + priv->tx_skb[tx_head] = skb; > > + priv->tx_phys[tx_head] = phys; > > + desc->send_addr = cpu_to_be32(phys); > > + desc->send_size = cpu_to_be16(skb->len); > > + desc->cfg = cpu_to_be32(DESC_DEF_CFG); > > + phys = priv->tx_desc_dma + tx_head * sizeof(struct tx_desc); > > + desc->wb_addr = cpu_to_be32(phys); > > Don't we need a barrier here to ensure that all stores are completed > before we hand this descriptor address to hip40_set_xmit_desc() which > should make DMA start processing it? I would think the writel() in set_xmit_desc() implies the barrier. Arnd