From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Shengjiu Wang <shengjiu.wang@nxp.com>,
lgirdwood@gmail.com, broonie@kernel.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, conor+dt@kernel.org,
shengjiu.wang@gmail.com, linux-sound@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Xiubo.Lee@gmail.com, festevam@gmail.com, nicoleotsuka@gmail.com,
perex@perex.cz, tiwai@suse.com, alsa-devel@alsa-project.org,
linuxppc-dev@lists.ozlabs.org
Subject: Re: [PATCH 1/2] ASoC: dt-bindings: fsl,mqs: Add i.MX95 platform support
Date: Mon, 20 May 2024 12:47:35 +0200 [thread overview]
Message-ID: <4727a091-bc64-46ea-8652-db6797dd93d2@linaro.org> (raw)
In-Reply-To: <1715939146-13031-2-git-send-email-shengjiu.wang@nxp.com>
On 17/05/2024 11:45, Shengjiu Wang wrote:
> In order to support the MQS module on i.MX95, a new property
> "fsl,mqs-ctrl" needs to be added, as there are two MQS instances
> on the i.MX95 platform, the definition of bit positions in the
> control register is different. This new property is to distinguish
> these two instances.
>
> Without this property, the difference of platforms except the
> i.MX95 was handled by the driver itself. But this new property can
> also be used for previous platforms.
>
> The MQS only has one control register, the register may be
> in General Purpose Register memory space, or MQS its own
> memory space, or controlled by System Manager.
> The bit position in the register may be different for each
> platform, there are four parts (bits for module enablement,
> bits for reset, bits for oversampling ratio, bits for divider ratio).
> This new property includes all these things.
...
>
> clocks:
> minItems: 1
> @@ -45,6 +46,22 @@ properties:
> resets:
> maxItems: 1
>
> + fsl,mqs-ctrl:
> + $ref: /schemas/types.yaml#/definitions/uint32-array
> + minItems: 6
> + maxItems: 6
> + description: |
> + Contains the control register information, defined as,
> + Cell #1: register type
> + 0 - the register in owned register map
> + 1 - the register in general purpose register map
> + 2 - the register in control of system manager
> + Cell #2: offset of the control register from the syscon
> + Cell #3: shift bits for module enable bit
> + Cell #4: shift bits for reset bit
> + Cell #5: shift bits for oversampling ratio bit
> + Cell #6: shift bits for divider ratio control bit
Thanks for detailed explanation in commit msg, but no, please do not
describe layout of registers in DTS. For the syscon phandles, you can
pass an argument (although not 6 arguments...). Usually this is enough.
For some cases, like you have differences in capabilities of this device
or its programming model, maybe you need different compatible.
If these are different capabilities, sometimes new properties are
applicable (describing hardware, not register bits...).
Best regards,
Krzysztof
next prev parent reply other threads:[~2024-05-20 10:47 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-05-17 9:45 [PATCH 0/2] ASoC: fsl_mqs: Add i.MX95 platform support Shengjiu Wang
2024-05-17 9:45 ` [PATCH 1/2] ASoC: dt-bindings: fsl,mqs: " Shengjiu Wang
2024-05-20 10:47 ` Krzysztof Kozlowski [this message]
2024-05-21 6:32 ` Shengjiu Wang
2024-05-17 9:45 ` [PATCH 2/2] ASoC: fsl_mqs: " Shengjiu Wang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4727a091-bc64-46ea-8652-db6797dd93d2@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=Xiubo.Lee@gmail.com \
--cc=alsa-devel@alsa-project.org \
--cc=broonie@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=festevam@gmail.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=lgirdwood@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sound@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=nicoleotsuka@gmail.com \
--cc=perex@perex.cz \
--cc=robh+dt@kernel.org \
--cc=shengjiu.wang@gmail.com \
--cc=shengjiu.wang@nxp.com \
--cc=tiwai@suse.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).