devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Pratyush Anand <pratyush.anand@st.com>
To: Sean Cross <xobs@kosagi.com>
Cc: "devicetree-discuss@lists.ozlabs.org"
	<devicetree-discuss@lists.ozlabs.org>,
	"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
	"linux-arm-kernel@lists.infradead.org"
	<linux-arm-kernel@lists.infradead.org>,
	Arnd Bergmann <arnd@arndb.de>, Mohit KUMAR <Mohit.KUMAR@st.com>
Subject: Re: [PATCH 3/4] PCI: Add driver for i.MX6 PCI Express
Date: Mon, 1 Jul 2013 15:38:19 +0530	[thread overview]
Message-ID: <51D15513.7020101@st.com> (raw)
In-Reply-To: <1372662947-27160-4-git-send-email-xobs@kosagi.com>

On 7/1/2013 12:45 PM, Sean Cross wrote:
> This adds a PCI Express port driver for the on-chip PCI Express port
> present on the i.MX6 SoC.  It is based on the PCI Express driver available
> in the Freescale BSP.
>
> Signed-off-by: Sean Cross <xobs@kosagi.com>
> ---

...

> diff --git a/drivers/pci/pcie/pcie-imx.c b/drivers/pci/pcie/pcie-imx.c
> new file mode 100644
> index 0000000..664679e
> --- /dev/null
> +++ b/drivers/pci/pcie/pcie-imx.c

Should go to drivers/pci/host/

> @@ -0,0 +1,1049 @@
> +/*
> + * drivers/pci/pcie/pcie-imx.c
> + *

...


> +#define ATU_R_BaseAddress 0x900
> +#define PCIE_PL_iATUVR (ATU_R_BaseAddress + 0x0)
> +#define PCIE_PL_iATURC1 (ATU_R_BaseAddress + 0x4)
> +#define PCIE_PL_iATURC2 (ATU_R_BaseAddress + 0x8)
> +#define PCIE_PL_iATURLBA (ATU_R_BaseAddress + 0xC)
> +#define PCIE_PL_iATURUBA (ATU_R_BaseAddress + 0x10)
> +#define PCIE_PL_iATURLA (ATU_R_BaseAddress + 0x14)
> +#define PCIE_PL_iATURLTA (ATU_R_BaseAddress + 0x18)
> +#define PCIE_PL_iATURUTA (ATU_R_BaseAddress + 0x1C)

I may be wrong, but from these offset it seems to me that it is SNPS 
controller. If yes, then please go through comments of
"[PATCH V1-10 0/4] PCIe support for Samsung Exynos5440 SoC"

Regards
Pratyush

  parent reply	other threads:[~2013-07-01 10:08 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2013-07-01  7:15 [PATCH 0/4] Add PCI Express to i.MX6 Sean Cross
2013-07-01  7:15 ` [PATCH 1/4] ARM i.MX6q: Add descriptors for LVDS clocks Sean Cross
2013-07-01  7:15 ` [PATCH 2/4] ARM: Enable PCI Express on ARM Sean Cross
2013-07-01  9:57   ` Pratyush Anand
2013-07-01  7:15 ` [PATCH 3/4] PCI: Add driver for i.MX6 PCI Express Sean Cross
2013-07-01  7:51   ` Alexander Shiyan
2013-07-01  9:24     ` Sean Cross
2013-07-01 10:08   ` Pratyush Anand [this message]
2013-07-02  3:46     ` Sean Cross
2013-07-02  4:41       ` Pratyush Anand
     [not found]         ` <51D25A13.9060006-qxv4g6HH51o@public.gmane.org>
2013-07-02  8:09           ` Arnd Bergmann
2013-07-02  4:53       ` Zhu Richard-R65037
2013-07-02  8:03   ` Sascha Hauer
2013-07-01  7:15 ` [PATCH 4/4] ARM i.MX6: Add PCI Express to device tree Sean Cross

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=51D15513.7020101@st.com \
    --to=pratyush.anand@st.com \
    --cc=Mohit.KUMAR@st.com \
    --cc=arnd@arndb.de \
    --cc=devicetree-discuss@lists.ozlabs.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-pci@vger.kernel.org \
    --cc=xobs@kosagi.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).