devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Tero Kristo <t-kristo@ti.com>
To: "Nishanth Menon" <nm@ti.com>,
	"Benoît Cousson" <bcousson@baylibre.com>,
	"Tony Lindgren" <tony@atomide.com>,
	"Mike Turquette" <mturquette@linaro.org>
Cc: linux-omap@vger.kernel.org, devicetree@vger.kernel.org,
	linux-arm-kernel@lists.infradead.org,
	linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/2] ARM: dts: OMAP3+: add clock nodes for CPU
Date: Thu, 20 Feb 2014 18:57:12 +0200	[thread overview]
Message-ID: <530633E8.3000608@ti.com> (raw)
In-Reply-To: <1391019557-22313-3-git-send-email-nm@ti.com>

On 01/29/2014 08:19 PM, Nishanth Menon wrote:
> OMAP34xx, AM3517 and OMAP36xx platforms use dpll1 clock.
>
> OMAP443x, OMAP446x, OMAP447x, OMAP5, DRA7, AM43xx platforms use
> dpll_mpu clock.
>
> Latency used is the generic latency defined in omap-cpufreq
> driver.
>
> Signed-off-by: Nishanth Menon <nm@ti.com>

Looks good to me.

Acked-by: Tero Kristo <t-kristo@ti.com>

> ---
>   arch/arm/boot/dts/am33xx.dtsi |    4 ++++
>   arch/arm/boot/dts/am4372.dtsi |    5 +++++
>   arch/arm/boot/dts/dra7.dtsi   |    5 +++++
>   arch/arm/boot/dts/omap3.dtsi  |    5 +++++
>   arch/arm/boot/dts/omap4.dtsi  |    5 +++++
>   arch/arm/boot/dts/omap5.dtsi  |    6 ++++++
>   6 files changed, 30 insertions(+)
>
> diff --git a/arch/arm/boot/dts/am33xx.dtsi b/arch/arm/boot/dts/am33xx.dtsi
> index 6d95d3d..4bbba26 100644
> --- a/arch/arm/boot/dts/am33xx.dtsi
> +++ b/arch/arm/boot/dts/am33xx.dtsi
> @@ -58,6 +58,10 @@
>   				275000  1125000
>   			>;
>   			voltage-tolerance = <2>; /* 2 percentage */
> +
> +			clocks = <&dpll_mpu_ck>;
> +			clock-names = "cpu";
> +
>   			clock-latency = <300000>; /* From omap-cpufreq driver */
>   		};
>   	};
> diff --git a/arch/arm/boot/dts/am4372.dtsi b/arch/arm/boot/dts/am4372.dtsi
> index c6bd4d9..33798d9 100644
> --- a/arch/arm/boot/dts/am4372.dtsi
> +++ b/arch/arm/boot/dts/am4372.dtsi
> @@ -33,6 +33,11 @@
>   			compatible = "arm,cortex-a9";
>   			device_type = "cpu";
>   			reg = <0>;
> +
> +			clocks = <&dpll_mpu_ck>;
> +			clock-names = "cpu";
> +
> +			clock-latency = <300000>; /* From omap-cpufreq driver */
>   		};
>   	};
>
> diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi
> index 1fd75aa..ce591e5 100644
> --- a/arch/arm/boot/dts/dra7.dtsi
> +++ b/arch/arm/boot/dts/dra7.dtsi
> @@ -47,6 +47,11 @@
>   				1000000	1060000
>   				1176000	1160000
>   				>;
> +
> +			clocks = <&dpll_mpu_ck>;
> +			clock-names = "cpu";
> +
> +			clock-latency = <300000>; /* From omap-cpufreq driver */
>   		};
>   		cpu@1 {
>   			device_type = "cpu";
> diff --git a/arch/arm/boot/dts/omap3.dtsi b/arch/arm/boot/dts/omap3.dtsi
> index a5fc83b..01f2b3b 100644
> --- a/arch/arm/boot/dts/omap3.dtsi
> +++ b/arch/arm/boot/dts/omap3.dtsi
> @@ -35,6 +35,11 @@
>   			compatible = "arm,cortex-a8";
>   			device_type = "cpu";
>   			reg = <0x0>;
> +
> +			clocks = <&dpll1_ck>;
> +			clock-names = "cpu";
> +
> +			clock-latency = <300000>; /* From omap-cpufreq driver */
>   		};
>   	};
>
> diff --git a/arch/arm/boot/dts/omap4.dtsi b/arch/arm/boot/dts/omap4.dtsi
> index d3f8a6e..ce87996 100644
> --- a/arch/arm/boot/dts/omap4.dtsi
> +++ b/arch/arm/boot/dts/omap4.dtsi
> @@ -36,6 +36,11 @@
>   			device_type = "cpu";
>   			next-level-cache = <&L2>;
>   			reg = <0x0>;
> +
> +			clocks = <&dpll_mpu_ck>;
> +			clock-names = "cpu";
> +
> +			clock-latency = <300000>; /* From omap-cpufreq driver */
>   		};
>   		cpu@1 {
>   			compatible = "arm,cortex-a9";
> diff --git a/arch/arm/boot/dts/omap5.dtsi b/arch/arm/boot/dts/omap5.dtsi
> index a72813a..8bb4134 100644
> --- a/arch/arm/boot/dts/omap5.dtsi
> +++ b/arch/arm/boot/dts/omap5.dtsi
> @@ -49,6 +49,12 @@
>   				1000000 1060000
>   				1500000 1250000
>   			>;
> +
> +			clocks = <&dpll_mpu_ck>;
> +			clock-names = "cpu";
> +
> +			clock-latency = <300000>; /* From omap-cpufreq driver */
> +
>   			/* cooling options */
>   			cooling-min-level = <0>;
>   			cooling-max-level = <2>;
>

  parent reply	other threads:[~2014-02-20 16:57 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2014-01-29 18:19 [PATCH 0/2] ARM: dts/OMAP: add cpu clock nodes Nishanth Menon
2014-01-29 18:19 ` [PATCH 1/2] clk: ti: am335x: remove unecessary cpu0 clk node Nishanth Menon
2014-02-20 16:43   ` Tero Kristo
2014-02-25  8:24   ` Mike Turquette
     [not found]     ` <BFF39FC5-A6EA-47D2-9345-6952157D57DD@aol.com>
2014-02-26  8:53       ` Mike Turquette
2014-01-29 18:19 ` [PATCH 2/2] ARM: dts: OMAP3+: add clock nodes for CPU Nishanth Menon
     [not found]   ` <1391019557-22313-3-git-send-email-nm-l0cyMroinI0@public.gmane.org>
2014-01-29 19:29     ` Robert Nelson
2014-01-29 23:32       ` Nishanth Menon
2014-02-20 16:57   ` Tero Kristo [this message]
2014-02-28 22:40     ` Tony Lindgren

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=530633E8.3000608@ti.com \
    --to=t-kristo@ti.com \
    --cc=bcousson@baylibre.com \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-omap@vger.kernel.org \
    --cc=mturquette@linaro.org \
    --cc=nm@ti.com \
    --cc=tony@atomide.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).