From: Tomasz Figa <tomasz.figa@gmail.com>
To: Chanwoo Choi <cw00.choi@samsung.com>
Cc: kgene.kim@samsung.com, t.figa@samsung.com,
linux-kernel@vger.kernel.org, linux@arm.linux.org.uk,
ben-linux@fluff.org, arnd@arndb.de, olof@lixom.net,
marc.zyngier@arm.com, thomas.abraham@linaro.org,
kyungmin.park@samsung.com, inki.dae@samsung.com,
sw0312.kim@samsung.com, hyunhee.kim@samsung.com,
yj44.cho@samsung.com, chanho61.park@samsung.com,
sajjan.linux@gmail.com, tushar.behera@linaro.org,
sachin.kamat@linaro.org, linux-samsung-soc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
Jaehoon Chung <jh80.chung@samsung.com>,
Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>,
Rob Herring <robh+dt@kernel.org>, Pawel Moll <pawel.moll@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
Ian Campbell <ijc+devicetree@hellion.org.uk>,
Kumar Gala <galak@codeaurora.org>
Subject: Re: [PATCHv4 7/7] ARM: dts: Add device tree sources for Exynos3250
Date: Fri, 09 May 2014 07:02:45 +0200 [thread overview]
Message-ID: <536C6175.5000302@gmail.com> (raw)
In-Reply-To: <536C2A1C.6030807@samsung.com>
Hi Chanwoo,
On 09.05.2014 03:06, Chanwoo Choi wrote:
> On 04/26/2014 09:51 AM, Tomasz Figa wrote:
>> On 25.04.2014 03:16, Chanwoo Choi wrote:
[snip]
>>> + cpus {
>>> + #address-cells = <1>;
>>> + #size-cells = <0>;
>>> +
>>> + cpu@0 {
>>> + device_type = "cpu";
>>> + compatible = "arm,cortex-a7";
>>> + reg = <0>;
>>> + clock-frequency = <1000000000>;
>>> + };
>>
>> Why only one CPU? I believe Exynos3250 is dual core.
>
> I'll add cpu1 information.
>
>> Also are physical IDs of the cores really 0 and 1? On Exynos4210 for example they are 0x900 and 0x901, while on Exynos4212 they are 0xa00 and 0xa01. Please check this.
>
> The 'reg' property means only hardware id(hwid) of CPU.
> You can check it on arm_dt_init_cpu_maps() in arch/arm/kernel/devtree.c.h.
> or Documentation/devicetree/bindings/arm/cpus.txt.
>
Well, as described in Documentation/devicetree/bindings/arm/cpus.txt, on
32-bit ARM v7 or later CPUs the "reg" property should be equal to the
lower 24-bits of MPIDR value of given CPU, which in addition to core ID
includes also cluster ID, which can be non-zero, even on single cluster
SoCs (like it is on Exynos4210 and 4x12).
>>> + };
>>> +
>>> + fixed-rate-clocks {
>>> + compatible = "simple-bus";
>>> + #address-cells = <1>;
>>> + #size-cells = <0>;
[snip]
>>> + cmu: clock-controller@10030000 {
>>> + compatible = "samsung,exynos3250-cmu";
>>> + reg = <0x10030000 0x20000>;
>>> + #clock-cells = <1>;
>>> + };
>>> +
>>> + rtc@10070000 {
>>
>> Please add label to the node, so it can be referenced from board dts files added later (using the method I explained above).
>
> OK, I'll add lable as following:
>
> rtc_0: rtc@10070000 {
There is no need to suffix the RTC with _0, as there is just one RTC in
the SoC. So in this case rtc: rtc@10070000 will be enough.
>
>>
>>> + compatible = "samsung,s3c6410-rtc";
>>> + reg = <0x10070000 0x100>;
>>> + interrupts = <0 73 0>, <0 74 0>;
>>> + status = "disabled";
>>> + };
[snip]
>>> + adc: adc@126C0000 {
>>> + compatible = "samsung,exynos-adc-v3";
>>> + reg = <0x126C0000 0x100>, <0x10020718 0x4>;
>>> + interrupts = <0 137 0>;
>>> + clock-names = "adc", "sclk_tsadc";
>>> + clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
>>> + #io-channel-cells = <1>;
>>> + io-channel-ranges;
>>> + status = "disabled";
>>> + };
>>> +
>>> + serial@13800000 {
>>
>> Please add label.
>
> OK, I'll add lable as following:
>
> serial_0: serial@13800000 {
>
OK. In this case there are multiple instances of serial controller
available so the _0 suffix is fine.
>>
>>> + compatible = "samsung,exynos4210-uart";
>>> + reg = <0x13800000 0x100>;
>>> + interrupts = <0 109 0>;
>>> + clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>;
>>> + clock-names = "uart", "clk_uart_baud0";
>>> + status = "disabled";
>>> + };
>>> +
>>> + serial@13810000 {
>
> OK, I'll add lable as following:
>
> serial_1: serial@13800000 {
>
OK.
>
> Thanks for your review.
You're welcome. Thanks for addressing my comments.
Best regards,
Tomasz
next prev parent reply other threads:[~2014-05-09 5:02 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-04-25 1:16 [PATCHv4 0/7] Support new Exynos3250 SoC based on Cortex-A7 dual core Chanwoo Choi
2014-04-25 1:16 ` [PATCHv4 1/7] ARM: EXYNOS: Add Exynos3250 SoC ID Chanwoo Choi
2014-04-26 0:40 ` Tomasz Figa
2014-04-25 1:16 ` [PATCHv4 2/7] ARM: EXYNOS: Support secondary CPU boot of Exynos4212 Chanwoo Choi
2014-04-26 0:42 ` Tomasz Figa
[not found] ` <535B00E5.4060903-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2014-04-26 10:49 ` Kukjin Kim
2014-04-25 1:16 ` [PATCHv4 3/7] ARM: EXYNOS: Support secondary CPU boot of Exynos3250 Chanwoo Choi
2014-04-25 4:30 ` Tushar Behera
2014-04-25 5:43 ` Chanwoo Choi
2014-04-25 5:54 ` Tushar Behera
2014-04-25 5:56 ` Chanwoo Choi
2014-04-25 1:16 ` [PATCHv4 4/7] ARM: EXYNOS: Enter a15 lowpower mode for Exynos3250 based on Cortex-a7 Chanwoo Choi
[not found] ` <1398388572-30239-5-git-send-email-cw00.choi-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
2014-04-26 0:25 ` Tomasz Figa
2014-04-26 0:30 ` Russell King - ARM Linux
2014-04-30 8:00 ` Chanwoo Choi
[not found] ` <1398388572-30239-1-git-send-email-cw00.choi-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
2014-04-25 1:16 ` [PATCHv4 5/7] clk: samsung: exynos3250: Add clocks using common clock framework Chanwoo Choi
[not found] ` <1398388572-30239-6-git-send-email-cw00.choi-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
2014-04-26 0:39 ` Tomasz Figa
2014-05-13 11:49 ` Chanwoo Choi
[not found] ` <537206BD.6020407-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
2014-05-13 16:28 ` Tomasz Figa
2014-05-14 6:57 ` Chanwoo Choi
2014-05-14 13:45 ` Tomasz Figa
2014-04-25 1:16 ` [PATCHv4 6/7] dt-bindings: add documentation for Exynos3250 clock controller Chanwoo Choi
2014-04-25 1:16 ` [PATCHv4 7/7] ARM: dts: Add device tree sources for Exynos3250 Chanwoo Choi
2014-04-25 4:38 ` Tushar Behera
2014-04-25 5:03 ` Chanwoo Choi
2014-04-26 0:51 ` Tomasz Figa
[not found] ` <535B0324.50705-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2014-04-26 11:38 ` Tomasz Figa
2014-05-09 6:49 ` Chanwoo Choi
2014-05-09 8:01 ` Tomasz Figa
2014-05-09 8:15 ` Chanwoo Choi
2014-05-09 1:06 ` Chanwoo Choi
2014-05-09 5:02 ` Tomasz Figa [this message]
2014-05-09 7:10 ` Chanwoo Choi
[not found] ` <536C7F65.50503-Sze3O3UU22JBDgjK7y7TUQ@public.gmane.org>
2014-05-09 8:01 ` Tomasz Figa
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=536C6175.5000302@gmail.com \
--to=tomasz.figa@gmail.com \
--cc=arnd@arndb.de \
--cc=b.zolnierkie@samsung.com \
--cc=ben-linux@fluff.org \
--cc=chanho61.park@samsung.com \
--cc=cw00.choi@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=hyunhee.kim@samsung.com \
--cc=ijc+devicetree@hellion.org.uk \
--cc=inki.dae@samsung.com \
--cc=jh80.chung@samsung.com \
--cc=kgene.kim@samsung.com \
--cc=kyungmin.park@samsung.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=marc.zyngier@arm.com \
--cc=mark.rutland@arm.com \
--cc=olof@lixom.net \
--cc=pawel.moll@arm.com \
--cc=robh+dt@kernel.org \
--cc=sachin.kamat@linaro.org \
--cc=sajjan.linux@gmail.com \
--cc=sw0312.kim@samsung.com \
--cc=t.figa@samsung.com \
--cc=thomas.abraham@linaro.org \
--cc=tushar.behera@linaro.org \
--cc=yj44.cho@samsung.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).