From mboxrd@z Thu Jan 1 00:00:00 1970 From: Roger Quadros Subject: Re: [PATCH 11/17] ARM: dts: dra7xx-clocks: Add missing 32khz clocks used for PHY Date: Wed, 14 May 2014 16:23:19 +0300 Message-ID: <53736E47.4070402@ti.com> References: <1399383244-14556-1-git-send-email-kishon@ti.com> <1399383244-14556-12-git-send-email-kishon@ti.com> Mime-Version: 1.0 Content-Type: text/plain; charset="ISO-8859-1" Content-Transfer-Encoding: 7bit Return-path: In-Reply-To: <1399383244-14556-12-git-send-email-kishon-l0cyMroinI0@public.gmane.org> Sender: devicetree-owner-u79uwXL29TY76Z2rM5mHXA@public.gmane.org To: Kishon Vijay Abraham I , devicetree-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-doc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org, linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org, linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org Cc: balajitk-l0cyMroinI0@public.gmane.org, Tony Lindgren , Rajendra Nayak , Tero Kristo , Paul Walmsley , Rob Herring List-Id: devicetree@vger.kernel.org Hi Kishon, On 05/06/2014 04:33 PM, Kishon Vijay Abraham I wrote: > Added missing 32khz clock used by PCIe PHY. > The documention for this node can be found @ ../bindings/clock/ti/gate.txt. Typo in $subject s/clocks/clock -- cheers, -roger > > Cc: Tony Lindgren > Cc: Rajendra Nayak > Cc: Tero Kristo > Cc: Paul Walmsley > Cc: Rob Herring > Signed-off-by: Kishon Vijay Abraham I > --- > arch/arm/boot/dts/dra7xx-clocks.dtsi | 8 ++++++++ > 1 file changed, 8 insertions(+) > > diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi > index 44993ec..e1bd052 100644 > --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi > +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi > @@ -1165,6 +1165,14 @@ > reg = <0x021c>, <0x0220>; > }; > > + optfclk_pciephy_32khz: optfclk_pciephy_32khz@4a0093b0 { > + compatible = "ti,gate-clock"; > + clocks = <&sys_32k_ck>; > + #clock-cells = <0>; > + reg = <0x13b0>; > + ti,bit-shift = <8>; > + }; > + > optfclk_pciephy_div: optfclk_pciephy_div@4a00821c { > compatible = "ti,divider-clock"; > clocks = <&apll_pcie_ck>; > -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org More majordomo info at http://vger.kernel.org/majordomo-info.html