From: Stephen Boyd <sboyd@codeaurora.org>
To: Georgi Djakov <gdjakov@mm-sol.com>
Cc: mturquette@linaro.org, linux@arm.linux.org.uk,
robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com,
ijc+devicetree@hellion.org.uk, galak@codeaurora.org,
rdunlap@infradead.org, linux-doc@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org
Subject: Re: [PATCH v1 3/5] clk: gcc: Add APQ8084 Global Clock Controller support
Date: Thu, 22 May 2014 10:22:43 -0700 [thread overview]
Message-ID: <537E3263.7090706@codeaurora.org> (raw)
In-Reply-To: <1400775885-10296-4-git-send-email-gdjakov@mm-sol.com>
On 05/22/14 09:24, Georgi Djakov wrote:
> diff --git a/drivers/clk/qcom/gcc-msm8974.c b/drivers/clk/qcom/gcc-msm8974.c
> index 58cb2f5..c2a8d77 100644
> --- a/drivers/clk/qcom/gcc-msm8974.c
> +++ b/drivers/clk/qcom/gcc-msm8974.c
> @@ -204,6 +204,12 @@ static const struct freq_tbl ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk[] = {
> { }
> };
>
> +static const struct freq_tbl ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk_apq8084[] = {
> + F(19200000, P_XO, 1, 0, 0),
> + F(50000000, P_GPLL0, 12, 0, 0),
> + { }
> +};
> +
Just merge this with the other blsp1_2_qup table.
> static struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {
> .cmd_rcgr = 0x0660,
> .hid_width = 5,
> @@ -768,6 +774,27 @@ static struct clk_rcg2 ce2_clk_src = {
> },
> };
>
> +static const struct freq_tbl ftbl_gcc_ce3_clk_apq8084[] = {
> + F(50000000, P_GPLL0, 12, 0, 0),
> + F(85710000, P_GPLL0, 7, 0, 0),
> + F(100000000, P_GPLL0, 6, 0, 0),
> + F(171430000, P_GPLL0, 3.5, 0, 0),
> + { }
> +};
> +
Ditto.
> +static struct clk_rcg2 ce3_clk_src_apq8084 = {
Please drop all the _apq8084 stuff. I imagine if we support other chips
in this same driver this won't make any sense.
> + .cmd_rcgr = 0x1d10,
> + .hid_width = 5,
> + .parent_map = gcc_xo_gpll0_map,
> + .freq_tbl = ftbl_gcc_ce3_clk_apq8084,
> + .clkr.hw.init = &(struct clk_init_data){
> + .name = "ce3_clk_src",
> + .parent_names = gcc_xo_gpll0,
> + .num_parents = 2,
> + .ops = &clk_rcg2_ops,
> + },
> +};
> +
> static const struct freq_tbl ftbl_gcc_gp_clk[] = {
> F(4800000, P_XO, 4, 0, 0),
> F(6000000, P_GPLL0, 10, 1, 10),
> @@ -780,6 +807,12 @@ static const struct freq_tbl ftbl_gcc_gp_clk[] = {
> { }
> };
>
> +static const struct freq_tbl ftbl_gcc_gp_clk_apq8084[] = {
> + F(19200000, P_XO, 1, 0, 0),
> + F(100000000, P_GPLL0, 6, 0, 0),
> + F(200000000, P_GPLL0, 3, 0, 0),
> + { }
> +};
Merge with other GP table?
>
> static struct clk_rcg2 gp1_clk_src = {
> .cmd_rcgr = 0x1904,
> @@ -966,6 +999,11 @@ static const struct freq_tbl ftbl_gcc_usb_hs_system_clk[] = {
> { }
> };
>
> +static const struct freq_tbl ftbl_gcc_usb_hs_system_clk_apq8084[] = {
> + F(75000000, P_GPLL0, 8, 0, 0),
> + { }
> +};
> +
ditto.
> static struct clk_rcg2 usb_hs_system_clk_src = {
> .cmd_rcgr = 0x0490,
> .hid_width = 5,
> @@ -1029,6 +1067,11 @@ static const struct freq_tbl ftbl_gcc_usb_hsic_system_clk[] = {
> { }
> };
>
> +static const struct freq_tbl ftbl_gcc_usb_hsic_system_clk_apq8084[] = {
> + F(75000000, P_GPLL0, 8, 0, 0),
> + { }
> +};
> +
ditto.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
next prev parent reply other threads:[~2014-05-22 17:22 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-05-22 16:24 [PATCH v1 0/5] clk: gcc: Add APQ8084 Global Clock Controller support Georgi Djakov
2014-05-22 16:24 ` [PATCH v1 1/5] clk: qcom: Add APQ8084 Global Clock Controller documentation Georgi Djakov
2014-05-22 16:24 ` [PATCH v1 2/5] clk: qcom: Allow an override function to be passed as data Georgi Djakov
2014-05-22 16:24 ` [PATCH v1 3/5] clk: gcc: Add APQ8084 Global Clock Controller support Georgi Djakov
2014-05-22 16:38 ` Kumar Gala
[not found] ` <DB9EC1F3-CA2B-47C5-A677-CC1222F05614-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org>
2014-05-23 14:18 ` Georgi Djakov
2014-05-22 17:22 ` Stephen Boyd [this message]
2014-05-23 14:20 ` Georgi Djakov
2014-05-22 16:24 ` [PATCH v1 4/5] ARM: dts: qcom: Add APQ8084 Global Clock Controller DT node Georgi Djakov
2014-05-22 16:24 ` [PATCH v1 5/5] ARM: dts: qcom: Add APQ8084 serial port " Georgi Djakov
2014-05-22 16:32 ` Kumar Gala
2014-05-23 14:17 ` Georgi Djakov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=537E3263.7090706@codeaurora.org \
--to=sboyd@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=galak@codeaurora.org \
--cc=gdjakov@mm-sol.com \
--cc=ijc+devicetree@hellion.org.uk \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-doc@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=mark.rutland@arm.com \
--cc=mturquette@linaro.org \
--cc=pawel.moll@arm.com \
--cc=rdunlap@infradead.org \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).