From mboxrd@z Thu Jan 1 00:00:00 1970 From: Zhou Wang Subject: Re: [PATCH v1 3/3] mtd: hisilicon: add device tree binding documentation Date: Wed, 23 Jul 2014 15:03:38 +0800 Message-ID: <53CF5E4A.8050306@gmail.com> References: <1405421906-660-1-git-send-email-wangzhou.bry@gmail.com> <1405421906-660-4-git-send-email-wangzhou.bry@gmail.com> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: QUOTED-PRINTABLE Return-path: In-Reply-To: <1405421906-660-4-git-send-email-wangzhou.bry@gmail.com> Sender: linux-doc-owner@vger.kernel.org To: Zhou Wang Cc: Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , David Woodhouse , Brian Norris , Grant Likely , Ezequiel Garcia , Pekon Gupta , Artem Bityutskiy , Alexander Shiyan , Ivan Khoronzhuk , Jussi Kivilinna , Joern Engel , Randy Dunlap , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-mtd@lists.infradead.org, linux-doc@vger.kernel.org, linux-kernel@vger.kernel.org, wangzhou1@hisilicon.com, caizhiyong@huawei.com List-Id: devicetree@vger.kernel.org On 2014=E5=B9=B407=E6=9C=8815=E6=97=A5 18:58, Zhou Wang wrote: > Signed-off-by: Zhou Wang > --- > .../devicetree/bindings/mtd/hisi-nand.txt | 40 +++++++++= +++++++++++ > 1 file changed, 40 insertions(+) > create mode 100644 Documentation/devicetree/bindings/mtd/hisi-nand.= txt > Hi Randy Dunlap, Is there anything that should be modified about this binding document?=20 It would be very appreciated that I could get some comments from you. Best regards, Zhou > diff --git a/Documentation/devicetree/bindings/mtd/hisi-nand.txt b/Do= cumentation/devicetree/bindings/mtd/hisi-nand.txt > new file mode 100644 > index 0000000..c8b3988 > --- /dev/null > +++ b/Documentation/devicetree/bindings/mtd/hisi-nand.txt > @@ -0,0 +1,40 @@ > +Hisilicon Hip04 Soc NAND controller DT binding > + > +Required properties: > +- compatible: Should be "hisilicon,504-nfc". > +- reg: The first contains base physical address and = size of > + NAND controller's registers. The second conta= ins base > + physical address and size of NAND controller'= s buffer. > +- interrupts: Interrupt number for nfc. > +- nand-bus-width: See nand.txt. > +- nand-ecc-mode: See nand.txt. > +- hisi,nand-ecc-bits: ECC bits type support. > + <0>: none ecc > + <1>: Can correct 1bit per 512byte. > + <6>: Can correct 16bits per 1K byte. > +- #address-cells: partition address, should be set 1. > +- #size-cells: partition size, should be set 1. > + > +Flash chip may optionally contain additional sub-nodes describing pa= rtitions of > +the address space. See partition.txt for more detail. > + > +Example: > + > + nand: nand@4020000 { > + compatible =3D "hisilicon,504-nfc"; > + reg =3D <0x4020000 0x10000>, <0x5000000 0x1000>; > + interrupts =3D <0 379 4>; > + nand-bus-width =3D <8>; > + nand-ecc-mode =3D "hw"; > + hisi,nand-ecc-bits =3D <1>; > + #address-cells =3D <1>; > + #size-cells =3D <1>; > + > + partition@0 { > + label =3D "nand_text"; > + reg =3D <0x00000000 0x00400000>; > + }; > + > + ... > + > + }; >