From mboxrd@z Thu Jan 1 00:00:00 1970 From: Daniel Lezcano Subject: Re: [PATCH v2 3/9] ARM: zynq: DT: Add DDRC node Date: Wed, 03 Sep 2014 15:49:47 +0200 Message-ID: <54071C7B.4090805@linaro.org> References: <1409692754-13437-1-git-send-email-soren.brinkmann@xilinx.com> <1409692754-13437-4-git-send-email-soren.brinkmann@xilinx.com> Mime-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: QUOTED-PRINTABLE Return-path: In-Reply-To: <1409692754-13437-4-git-send-email-soren.brinkmann@xilinx.com> Sender: linux-pm-owner@vger.kernel.org To: Soren Brinkmann , Michal Simek Cc: Russell King , "Rafael J. Wysocki" , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pm@vger.kernel.org, Rob Herring , Mark Rutland , Pawel Moll , Ian Campbell , Kumar Gala List-Id: devicetree@vger.kernel.org On 09/02/2014 11:19 PM, Soren Brinkmann wrote: > Add the DDR controller to the Zynq devicetree. > > Signed-off-by: Soren Brinkmann Acked-by: Daniel Lezcano > --- > arch/arm/boot/dts/zynq-7000.dtsi | 5 +++++ > 1 file changed, 5 insertions(+) > > diff --git a/arch/arm/boot/dts/zynq-7000.dtsi b/arch/arm/boot/dts/zyn= q-7000.dtsi > index 6cc83d4c6c76..587cadcf7001 100644 > --- a/arch/arm/boot/dts/zynq-7000.dtsi > +++ b/arch/arm/boot/dts/zynq-7000.dtsi > @@ -146,6 +146,11 @@ > cache-level =3D <2>; > }; > > + memory-controller@f8006000 { > + compatible =3D "xlnx,zynq-ddrc-a05"; > + reg =3D <0xf8006000 0x1000>; > + } ; > + > uart0: serial@e0000000 { > compatible =3D "xlnx,xuartps", "cdns,uart-r1p8"; > status =3D "disabled"; > --=20 Linaro.org =E2=94=82 Open source software fo= r ARM SoCs =46ollow Linaro: Facebook | Twitter | Blog