* [PATCH] ARM: mvebu: Fix the Aurora L2 cache node with the required cache-unified property
@ 2014-10-06 9:37 Gregory CLEMENT
[not found] ` <1412588276-4514-1-git-send-email-gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2014-11-01 22:39 ` Jason Cooper
0 siblings, 2 replies; 3+ messages in thread
From: Gregory CLEMENT @ 2014-10-06 9:37 UTC (permalink / raw)
To: Jason Cooper, Andrew Lunn, Sebastian Hesselbarth, Gregory CLEMENT
Cc: Thomas Petazzoni, Ezequiel Garcia,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Lior Amsalem,
Tawfik Bayouk, Nadav Haklai, Mark Rutland,
devicetree-u79uwXL29TY76Z2rM5mHXA
The L2 cache controller on the Armada 370 and Armada XP SoCs is a
unified cache. Moreover, the Aurora cache controller is compatible
with the L2x0 cache controller: the "cache-unified" property is
required by its binding.
This patch fixes the Aurora L2 cache node for the Armada 370 and
Armada XP SoCs by adding this property.
Reported-by: Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Signed-off-by: Gregory CLEMENT <gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
---
arch/arm/boot/dts/armada-370.dtsi | 1 +
arch/arm/boot/dts/armada-xp.dtsi | 1 +
2 files changed, 2 insertions(+)
diff --git a/arch/arm/boot/dts/armada-370.dtsi b/arch/arm/boot/dts/armada-370.dtsi
index 21b588b6f6bd..095ae7e1d8c7 100644
--- a/arch/arm/boot/dts/armada-370.dtsi
+++ b/arch/arm/boot/dts/armada-370.dtsi
@@ -95,6 +95,7 @@
compatible = "marvell,aurora-outer-cache";
reg = <0x08000 0x1000>;
cache-id-part = <0x100>;
+ cache-unified;
wt-override;
};
diff --git a/arch/arm/boot/dts/armada-xp.dtsi b/arch/arm/boot/dts/armada-xp.dtsi
index bff9f6c18db1..e1707133ee18 100644
--- a/arch/arm/boot/dts/armada-xp.dtsi
+++ b/arch/arm/boot/dts/armada-xp.dtsi
@@ -39,6 +39,7 @@
compatible = "marvell,aurora-system-cache";
reg = <0x08000 0x1000>;
cache-id-part = <0x100>;
+ cache-unified;
wt-override;
};
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply related [flat|nested] 3+ messages in thread[parent not found: <1412588276-4514-1-git-send-email-gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>]
* Re: [PATCH] ARM: mvebu: Fix the Aurora L2 cache node with the required cache-unified property
[not found] ` <1412588276-4514-1-git-send-email-gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
@ 2014-10-06 10:35 ` Sebastian Hesselbarth
0 siblings, 0 replies; 3+ messages in thread
From: Sebastian Hesselbarth @ 2014-10-06 10:35 UTC (permalink / raw)
To: Gregory CLEMENT, Jason Cooper, Andrew Lunn
Cc: Thomas Petazzoni, Ezequiel Garcia,
linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r, Lior Amsalem,
Tawfik Bayouk, Nadav Haklai, Mark Rutland,
devicetree-u79uwXL29TY76Z2rM5mHXA
On 10/06/2014 11:37 AM, Gregory CLEMENT wrote:
> The L2 cache controller on the Armada 370 and Armada XP SoCs is a
> unified cache. Moreover, the Aurora cache controller is compatible
> with the L2x0 cache controller: the "cache-unified" property is
> required by its binding.
>
> This patch fixes the Aurora L2 cache node for the Armada 370 and
> Armada XP SoCs by adding this property.
>
> Reported-by: Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
> Signed-off-by: Gregory CLEMENT <gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
Acked-by: Sebastian Hesselbarth <sebastian.hesselbarth-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Thanks for the quick patch!
Sebastian
> ---
> arch/arm/boot/dts/armada-370.dtsi | 1 +
> arch/arm/boot/dts/armada-xp.dtsi | 1 +
> 2 files changed, 2 insertions(+)
>
> diff --git a/arch/arm/boot/dts/armada-370.dtsi b/arch/arm/boot/dts/armada-370.dtsi
> index 21b588b6f6bd..095ae7e1d8c7 100644
> --- a/arch/arm/boot/dts/armada-370.dtsi
> +++ b/arch/arm/boot/dts/armada-370.dtsi
> @@ -95,6 +95,7 @@
> compatible = "marvell,aurora-outer-cache";
> reg = <0x08000 0x1000>;
> cache-id-part = <0x100>;
> + cache-unified;
> wt-override;
> };
>
> diff --git a/arch/arm/boot/dts/armada-xp.dtsi b/arch/arm/boot/dts/armada-xp.dtsi
> index bff9f6c18db1..e1707133ee18 100644
> --- a/arch/arm/boot/dts/armada-xp.dtsi
> +++ b/arch/arm/boot/dts/armada-xp.dtsi
> @@ -39,6 +39,7 @@
> compatible = "marvell,aurora-system-cache";
> reg = <0x08000 0x1000>;
> cache-id-part = <0x100>;
> + cache-unified;
> wt-override;
> };
>
>
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH] ARM: mvebu: Fix the Aurora L2 cache node with the required cache-unified property
2014-10-06 9:37 [PATCH] ARM: mvebu: Fix the Aurora L2 cache node with the required cache-unified property Gregory CLEMENT
[not found] ` <1412588276-4514-1-git-send-email-gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
@ 2014-11-01 22:39 ` Jason Cooper
1 sibling, 0 replies; 3+ messages in thread
From: Jason Cooper @ 2014-11-01 22:39 UTC (permalink / raw)
To: Gregory CLEMENT
Cc: Thomas Petazzoni, Andrew Lunn, Tawfik Bayouk, devicetree,
Nadav Haklai, Lior Amsalem, Ezequiel Garcia, Mark Rutland,
linux-arm-kernel, Sebastian Hesselbarth
On Mon, Oct 06, 2014 at 11:37:56AM +0200, Gregory CLEMENT wrote:
> The L2 cache controller on the Armada 370 and Armada XP SoCs is a
> unified cache. Moreover, the Aurora cache controller is compatible
> with the L2x0 cache controller: the "cache-unified" property is
> required by its binding.
>
> This patch fixes the Aurora L2 cache node for the Armada 370 and
> Armada XP SoCs by adding this property.
>
> Reported-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
> Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
> ---
> arch/arm/boot/dts/armada-370.dtsi | 1 +
> arch/arm/boot/dts/armada-xp.dtsi | 1 +
> 2 files changed, 2 insertions(+)
Applied to mvebu/dt with Sebastian's Ack.
thx,
Jason.
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2014-11-01 22:39 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2014-10-06 9:37 [PATCH] ARM: mvebu: Fix the Aurora L2 cache node with the required cache-unified property Gregory CLEMENT
[not found] ` <1412588276-4514-1-git-send-email-gregory.clement-wi1+55ScJUtKEb57/3fJTNBPR1lH4CV8@public.gmane.org>
2014-10-06 10:35 ` Sebastian Hesselbarth
2014-11-01 22:39 ` Jason Cooper
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).