From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id F1B9EC4332F for ; Fri, 29 Apr 2022 15:32:54 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1378507AbiD2PgL (ORCPT ); Fri, 29 Apr 2022 11:36:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56412 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1352205AbiD2PgK (ORCPT ); Fri, 29 Apr 2022 11:36:10 -0400 Received: from mail-lf1-x136.google.com (mail-lf1-x136.google.com [IPv6:2a00:1450:4864:20::136]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9928254689 for ; Fri, 29 Apr 2022 08:32:51 -0700 (PDT) Received: by mail-lf1-x136.google.com with SMTP id h29so7447839lfj.2 for ; Fri, 29 Apr 2022 08:32:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=message-id:date:mime-version:user-agent:subject:content-language:to :references:from:in-reply-to:content-transfer-encoding; bh=74mQW4KLk9pT6It5kma4iQOF1/OQ3T5soZPy6uFm7bU=; b=o+hJDbDtPeC2H94/JnT+yfkZa4lTDWxNsYr63f89TTv8h1qvtho4vfKWlayCPCsZFr Dtmv3I51rj6nWn55nMXBrZD2LC6tuDH75mKRjOLYfz+x/Q762ai+dgScrYRQquQ/rtJ1 GjYPc4T2Nq1hXSIbDQpmL0pM//+imxq4Nf4holSl9T8567jZZwBMUTS73cPQHhZ/S/sl 3xgR92cgKgGmVPWUKxt+Un5XOxJwIUoL0xxuhV6mGf25Tp/ZycuzejulVfjV9wOzLR1P e/Z8IaHdqPSzkCUB3rrf6Go6MKHKiGWXzApx/FjuFfh2EU7JV1UBYqDvswuNOGa8Zi56 Emyw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:references:from:in-reply-to :content-transfer-encoding; bh=74mQW4KLk9pT6It5kma4iQOF1/OQ3T5soZPy6uFm7bU=; b=MLiODmCBpq3b/hQG3KEHAhY2gA1vB7dipAYMqeFMRIT0oHPBrNpyAXbPMsV+mL/JAY T8RMNfjAV0tdebqoGmRXn4w+5mrWgLveYTO25+JvkH8qz7ZNs5u/s5WJOW4992RVNhJF Fd09RSabde9biGkWZYc8XijsCLrC2sFxeFXqB4fPiTGA8m0HyMpjWfL3/j3cBYZhevfI nQ/staQPZG4GHYdHPV7ioIy8CsSAtYHauJakjF7AQ+T+tXAwLOp66qkgWSDZlv/88EUl mcR8OsZE2evydOTCWQhk0E3TYm7vvbCAxYPvC25/6qiVYVc9hAK0ekxvOaMRi8tURbk3 1J0Q== X-Gm-Message-State: AOAM5306nFsCQB2sQ5ijLpefDQmIolPR83gusWR/qo+hOI7R1Pm+sULF tfXhNZzhmhZbc4LU9fBGrANhoA== X-Google-Smtp-Source: ABdhPJybhXYkGY1wj309oPqqPdUYuuAVfsdO9/1/t2vYYGdKoD6XagxBryw5z9pZLscNu8virMpYnQ== X-Received: by 2002:a05:6512:11cc:b0:44a:5770:7425 with SMTP id h12-20020a05651211cc00b0044a57707425mr26976977lfr.406.1651246369984; Fri, 29 Apr 2022 08:32:49 -0700 (PDT) Received: from [192.168.1.211] ([37.153.55.125]) by smtp.gmail.com with ESMTPSA id f8-20020a19dc48000000b004720649aa22sm262066lfj.182.2022.04.29.08.32.49 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 29 Apr 2022 08:32:49 -0700 (PDT) Message-ID: <56189cee-d300-41f4-259d-fc74510f7afd@linaro.org> Date: Fri, 29 Apr 2022 18:32:48 +0300 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.8.1 Subject: Re: [PATCH v1 5/9] dt-bindings: clock: Add Qcom SM8350 GPUCC bindings Content-Language: en-GB To: Robert Foss , bjorn.andersson@linaro.org, agross@kernel.org, mturquette@baylibre.com, sboyd@kernel.org, robh+dt@kernel.org, krzk+dt@kernel.org, jonathan@marek.ca, tdas@codeaurora.org, anischal@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20220429151247.388837-1-robert.foss@linaro.org> <20220429151247.388837-5-robert.foss@linaro.org> From: Dmitry Baryshkov In-Reply-To: <20220429151247.388837-5-robert.foss@linaro.org> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 29/04/2022 18:12, Robert Foss wrote: > Add device tree bindings for graphics clock controller for > Qualcomm Technology Inc's SM8350 SoCs. > > Signed-off-by: Robert Foss Reviewed-by: Dmitry Baryshkov > --- > .../devicetree/bindings/clock/qcom,gpucc.yaml | 2 + > include/dt-bindings/clock/qcom,gpucc-sm8350.h | 52 +++++++++++++++++++ > 2 files changed, 54 insertions(+) > create mode 100644 include/dt-bindings/clock/qcom,gpucc-sm8350.h > > diff --git a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > index 9ebcb1943b0a..4090cc7ea2ae 100644 > --- a/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > +++ b/Documentation/devicetree/bindings/clock/qcom,gpucc.yaml > @@ -20,6 +20,7 @@ description: | > dt-bindings/clock/qcom,gpucc-sm6350.h > dt-bindings/clock/qcom,gpucc-sm8150.h > dt-bindings/clock/qcom,gpucc-sm8250.h > + dt-bindings/clock/qcom,gpucc-sm8350.h > > properties: > compatible: > @@ -31,6 +32,7 @@ properties: > - qcom,sm6350-gpucc > - qcom,sm8150-gpucc > - qcom,sm8250-gpucc > + - qcom,sm8350-gpucc > > clocks: > items: > diff --git a/include/dt-bindings/clock/qcom,gpucc-sm8350.h b/include/dt-bindings/clock/qcom,gpucc-sm8350.h > new file mode 100644 > index 000000000000..d2294e0d527e > --- /dev/null > +++ b/include/dt-bindings/clock/qcom,gpucc-sm8350.h > @@ -0,0 +1,52 @@ > +/* SPDX-License-Identifier: GPL-2.0-only */ > +/* > + * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved. > + */ > + > +#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8350_H > +#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8350_H > + > +/* GPU_CC clocks */ > +#define GPU_CC_AHB_CLK 0 > +#define GPU_CC_CB_CLK 1 > +#define GPU_CC_CRC_AHB_CLK 2 > +#define GPU_CC_CX_APB_CLK 3 > +#define GPU_CC_CX_GMU_CLK 4 > +#define GPU_CC_CX_QDSS_AT_CLK 5 > +#define GPU_CC_CX_QDSS_TRIG_CLK 6 > +#define GPU_CC_CX_QDSS_TSCTR_CLK 7 > +#define GPU_CC_CX_SNOC_DVM_CLK 8 > +#define GPU_CC_CXO_AON_CLK 9 > +#define GPU_CC_CXO_CLK 10 > +#define GPU_CC_FREQ_MEASURE_CLK 11 > +#define GPU_CC_GMU_CLK_SRC 12 > +#define GPU_CC_GX_GMU_CLK 13 > +#define GPU_CC_GX_QDSS_TSCTR_CLK 14 > +#define GPU_CC_GX_VSENSE_CLK 15 > +#define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 16 > +#define GPU_CC_HUB_AHB_DIV_CLK_SRC 17 > +#define GPU_CC_HUB_AON_CLK 18 > +#define GPU_CC_HUB_CLK_SRC 19 > +#define GPU_CC_HUB_CX_INT_CLK 20 > +#define GPU_CC_HUB_CX_INT_DIV_CLK_SRC 21 > +#define GPU_CC_MND1X_0_GFX3D_CLK 22 > +#define GPU_CC_MND1X_1_GFX3D_CLK 23 > +#define GPU_CC_PLL0 24 > +#define GPU_CC_PLL1 25 > +#define GPU_CC_SLEEP_CLK 26 > + > +/* GPU_CC resets */ > +#define GPUCC_GPU_CC_ACD_BCR 0 > +#define GPUCC_GPU_CC_CB_BCR 1 > +#define GPUCC_GPU_CC_CX_BCR 2 > +#define GPUCC_GPU_CC_FAST_HUB_BCR 3 > +#define GPUCC_GPU_CC_GFX3D_AON_BCR 4 > +#define GPUCC_GPU_CC_GMU_BCR 5 > +#define GPUCC_GPU_CC_GX_BCR 6 > +#define GPUCC_GPU_CC_XO_BCR 7 > + > +/* GPU_CC GDSCRs */ > +#define GPU_CX_GDSC 0 > +#define GPU_GX_GDSC 1 > + > +#endif -- With best wishes Dmitry