* [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
@ 2016-04-07 11:16 Purna Chandra Mandal
[not found] ` <1460027775-20729-1-git-send-email-purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
0 siblings, 1 reply; 6+ messages in thread
From: Purna Chandra Mandal @ 2016-04-07 11:16 UTC (permalink / raw)
To: linux-kernel-u79uwXL29TY76Z2rM5mHXA
Cc: Rob Herring, linux-usb-u79uwXL29TY76Z2rM5mHXA, Joshua Henderson,
Purna Chandra Mandal, devicetree-u79uwXL29TY76Z2rM5mHXA,
Kumar Gala, Ian Campbell, Pawel Moll, Mark Rutland
Document devicetree binding for the USB controller
and USB Phy found on Microchip PIC32 class devices.
Signed-off-by: Purna Chandra Mandal <purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
---
.../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
1 file changed, 67 insertions(+)
create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
new file mode 100644
index 0000000..e1cec9d
--- /dev/null
+++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
@@ -0,0 +1,67 @@
+Microchip PIC32 MUSB DRC/OTG controller
+-------------------------------------------
+
+Required properties:
+ - compatible : should be "microchip,pic32mzda-usb".
+ - reg : offset and length of "MUSB Core Registers" and
+ "USB Clock & Reset Registers".
+ - reg-names : should be "mc", and "usbcr" in order
+ - clocks : clock specifier for the musb controller clock
+ - clock-names : should be "usb_clk"
+ - interrupts : interrupt number for MUSB Core General interrupt
+ and DMA interrupt
+ - interrupt-names : must be "mc" and "dma" in order.
+ - phys : phy specifier for the otg phy.
+ - dr_mode : should be one of "host", "peripheral" or "otg".
+ - mentor,multipoint: Should be "1" indicating the musb controller supports
+ multipoint. This is MUSB configuration-specific setting.
+ - mentor,num-eps : Specifies the number of endpoints. This is also a
+ MUSB configuration-specific setting. Should be set to "8".
+ - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
+ - mentor,power : Should be "500". This signifies the controller can supply
+ up to 500mA when operating in host mode.
+ - phys : phandle of the USB phy.
+ - usb_overcurrent : phandle to MUSB over-current note. It should have
+ interrupt number for over-current detection logic.
+
+Optional properties:
+ - microchip,fifo-mode: Specifies layout of internal SRAM for end-point fifos.
+ Should be 0 (default) or 1.
+
+Example:
+ aliases {
+ usb1 = &usb1;
+ phy1 = &usb1_phy;
+ };
+
+ usb1: hsusb1_core@1f8e3000 {
+ compatible = "microchip,pic32mzda-usb";
+ reg = <0x1f8e3000 0x1000>,
+ <0x1f884000 0x1000>;
+ reg-names = "mc", "usbcr";
+ interrupts = <132 IRQ_TYPE_EDGE_RISING>,
+ <133 IRQ_TYPE_LEVEL_HIGH>;
+ interrupt-names = "mc", "dma";
+ dr_mode = "host";
+ mentor,multipoint = <1>;
+ mentor,num-eps = <8>;
+ mentor,ram-bits = <11>;
+ mentor,power = <500>;
+ phys = <&usb1_phy>;
+ clocks = <&rootclk PB5CLK>;
+ clock-names = "usb_clk";
+ usb_overcurrent = <&usb1_overcurrent>;
+ };
+
+ usb1_phy: hsusb1_phy@1f8e4000 {
+ compatible = "usb-nop-xceiv";
+ reg = <0x1f8e4000 0x1000>;
+ clocks = <&rootclk UPLLCLK>;
+ clock-names = "main_clk";
+ clock-frequency = <24000000>;
+ };
+
+ usb1_overcurrent: hsusb1_oc@0 {
+ interrupt-parent = <&gpio1>;
+ interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
+ };
--
1.8.3.1
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply related [flat|nested] 6+ messages in thread
* Re: [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
[not found] ` <1460027775-20729-1-git-send-email-purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
@ 2016-04-07 12:53 ` Sergei Shtylyov
2016-04-07 13:02 ` Purna Chandra Mandal
0 siblings, 1 reply; 6+ messages in thread
From: Sergei Shtylyov @ 2016-04-07 12:53 UTC (permalink / raw)
To: Purna Chandra Mandal, linux-kernel-u79uwXL29TY76Z2rM5mHXA
Cc: Rob Herring, linux-usb-u79uwXL29TY76Z2rM5mHXA, Joshua Henderson,
devicetree-u79uwXL29TY76Z2rM5mHXA, Kumar Gala, Ian Campbell,
Pawel Moll, Mark Rutland
Hello.
On 4/7/2016 2:16 PM, Purna Chandra Mandal wrote:
> Document devicetree binding for the USB controller
Device tree.
> and USB Phy found on Microchip PIC32 class devices.
PHY.
> Signed-off-by: Purna Chandra Mandal <purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
>
> ---
>
> .../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
> 1 file changed, 67 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>
> diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
> new file mode 100644
> index 0000000..e1cec9d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
> @@ -0,0 +1,67 @@
> +Microchip PIC32 MUSB DRC/OTG controller
> +-------------------------------------------
> +
> +Required properties:
> + - compatible : should be "microchip,pic32mzda-usb".
> + - reg : offset and length of "MUSB Core Registers" and
> + "USB Clock & Reset Registers".
> + - reg-names : should be "mc", and "usbcr" in order
> + - clocks : clock specifier for the musb controller clock
> + - clock-names : should be "usb_clk"
> + - interrupts : interrupt number for MUSB Core General interrupt
> + and DMA interrupt
> + - interrupt-names : must be "mc" and "dma" in order.
> + - phys : phy specifier for the otg phy.
> + - dr_mode : should be one of "host", "peripheral" or "otg".
> + - mentor,multipoint: Should be "1" indicating the musb controller supports
> + multipoint. This is MUSB configuration-specific setting.
> + - mentor,num-eps : Specifies the number of endpoints. This is also a
> + MUSB configuration-specific setting. Should be set to "8".
> + - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
> + - mentor,power : Should be "500". This signifies the controller can supply
> + up to 500mA when operating in host mode.
No, these "nentor" prefixed parameters must be determined from the
"compatible" prop.
> + - phys : phandle of the USB phy.
> + - usb_overcurrent : phandle to MUSB over-current note. It should have
s/note/node/? Also,
Also, hyphens are preferred to underscores in the device trees.
> + interrupt number for over-current detection logic.
> +
> +Optional properties:
> + - microchip,fifo-mode: Specifies layout of internal SRAM for end-point fifos.
> + Should be 0 (default) or 1.
> +
> +Example:
> + aliases {
> + usb1 = &usb1;
> + phy1 = &usb1_phy;
> + };
> +
> + usb1: hsusb1_core@1f8e3000 {
The ePAPR standard tells us to use the generic names, not chip specific,
the name standardized in this case is "usb@...".
> + compatible = "microchip,pic32mzda-usb";
> + reg = <0x1f8e3000 0x1000>,
> + <0x1f884000 0x1000>;
> + reg-names = "mc", "usbcr";
> + interrupts = <132 IRQ_TYPE_EDGE_RISING>,
> + <133 IRQ_TYPE_LEVEL_HIGH>;
> + interrupt-names = "mc", "dma";
> + dr_mode = "host";
> + mentor,multipoint = <1>;
> + mentor,num-eps = <8>;
> + mentor,ram-bits = <11>;
> + mentor,power = <500>;
> + phys = <&usb1_phy>;
> + clocks = <&rootclk PB5CLK>;
> + clock-names = "usb_clk";
> + usb_overcurrent = <&usb1_overcurrent>;
> + };
> +
> + usb1_phy: hsusb1_phy@1f8e4000 {
"usb-phy@..."
> + compatible = "usb-nop-xceiv";
> + reg = <0x1f8e4000 0x1000>;
> + clocks = <&rootclk UPLLCLK>;
> + clock-names = "main_clk";
> + clock-frequency = <24000000>;
> + };
> +
> + usb1_overcurrent: hsusb1_oc@0 {
"usb-overcurrent@...", perhaps?
> + interrupt-parent = <&gpio1>;
> + interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
> + };
MBR, Sergei
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
2016-04-07 12:53 ` Sergei Shtylyov
@ 2016-04-07 13:02 ` Purna Chandra Mandal
[not found] ` <57065A4A.8090203-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
0 siblings, 1 reply; 6+ messages in thread
From: Purna Chandra Mandal @ 2016-04-07 13:02 UTC (permalink / raw)
To: Sergei Shtylyov, linux-kernel
Cc: Rob Herring, linux-usb, Joshua Henderson, devicetree, Kumar Gala,
Ian Campbell, Pawel Moll, Mark Rutland
On 04/07/2016 06:23 PM, Sergei Shtylyov wrote:
> Hello.
>
> On 4/7/2016 2:16 PM, Purna Chandra Mandal wrote:
>
>> Document devicetree binding for the USB controller
>
> Device tree.
>
ack.
>> and USB Phy found on Microchip PIC32 class devices.
>
> PHY.
>
ack.
>> Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
>>
>> ---
>>
>> .../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
>> 1 file changed, 67 insertions(+)
>> create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>
>> diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>> new file mode 100644
>> index 0000000..e1cec9d
>> --- /dev/null
>> +++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>> @@ -0,0 +1,67 @@
>> +Microchip PIC32 MUSB DRC/OTG controller
>> +-------------------------------------------
>> +
>> +Required properties:
>> + - compatible : should be "microchip,pic32mzda-usb".
>> + - reg : offset and length of "MUSB Core Registers" and
>> + "USB Clock & Reset Registers".
>> + - reg-names : should be "mc", and "usbcr" in order
>> + - clocks : clock specifier for the musb controller clock
>> + - clock-names : should be "usb_clk"
>> + - interrupts : interrupt number for MUSB Core General interrupt
>> + and DMA interrupt
>> + - interrupt-names : must be "mc" and "dma" in order.
>> + - phys : phy specifier for the otg phy.
>> + - dr_mode : should be one of "host", "peripheral" or "otg".
>> + - mentor,multipoint: Should be "1" indicating the musb controller supports
>> + multipoint. This is MUSB configuration-specific setting.
>> + - mentor,num-eps : Specifies the number of endpoints. This is also a
>> + MUSB configuration-specific setting. Should be set to "8".
>> + - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
>> + - mentor,power : Should be "500". This signifies the controller can supply
>> + up to 500mA when operating in host mode.
>
> No, these "nentor" prefixed parameters must be determined from the "compatible" prop.
>
Prefix "mentor" here is used to signify configuration of the MUSB controller IP, not
specifics of the chip or glue logic.
Please suggest if replacing with "microchip" makes it better.
>> + - phys : phandle of the USB phy.
>> + - usb_overcurrent : phandle to MUSB over-current note. It should have
>
> s/note/node/? Also,
> Also, hyphens are preferred to underscores in the device trees.
>
ack. Will use hyphen.
>> + interrupt number for over-current detection logic.
>> +
>> +Optional properties:
>> + - microchip,fifo-mode: Specifies layout of internal SRAM for end-point fifos.
>> + Should be 0 (default) or 1.
>> +
>> +Example:
>> + aliases {
>> + usb1 = &usb1;
>> + phy1 = &usb1_phy;
>> + };
>> +
>> + usb1: hsusb1_core@1f8e3000 {
>
> The ePAPR standard tells us to use the generic names, not chip specific, the name standardized in this case is "usb@...".
>
ack.
>> + compatible = "microchip,pic32mzda-usb";
>> + reg = <0x1f8e3000 0x1000>,
>> + <0x1f884000 0x1000>;
>> + reg-names = "mc", "usbcr";
>> + interrupts = <132 IRQ_TYPE_EDGE_RISING>,
>> + <133 IRQ_TYPE_LEVEL_HIGH>;
>> + interrupt-names = "mc", "dma";
>> + dr_mode = "host";
>> + mentor,multipoint = <1>;
>> + mentor,num-eps = <8>;
>> + mentor,ram-bits = <11>;
>> + mentor,power = <500>;
>> + phys = <&usb1_phy>;
>> + clocks = <&rootclk PB5CLK>;
>> + clock-names = "usb_clk";
>> + usb_overcurrent = <&usb1_overcurrent>;
>> + };
>> +
>> + usb1_phy: hsusb1_phy@1f8e4000 {
>
> "usb-phy@..."
>
ack.
>> + compatible = "usb-nop-xceiv";
>> + reg = <0x1f8e4000 0x1000>;
>> + clocks = <&rootclk UPLLCLK>;
>> + clock-names = "main_clk";
>> + clock-frequency = <24000000>;
>> + };
>> +
>> + usb1_overcurrent: hsusb1_oc@0 {
>
> "usb-overcurrent@...", perhaps?
>
ack.
>> + interrupt-parent = <&gpio1>;
>> + interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
>> + };
>
> MBR, Sergei
>
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
[not found] ` <57065A4A.8090203-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
@ 2016-04-07 13:12 ` Sergei Shtylyov
[not found] ` <57065CB4.5080108-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
0 siblings, 1 reply; 6+ messages in thread
From: Sergei Shtylyov @ 2016-04-07 13:12 UTC (permalink / raw)
To: Purna Chandra Mandal, linux-kernel-u79uwXL29TY76Z2rM5mHXA
Cc: Rob Herring, linux-usb-u79uwXL29TY76Z2rM5mHXA, Joshua Henderson,
devicetree-u79uwXL29TY76Z2rM5mHXA, Kumar Gala, Ian Campbell,
Pawel Moll, Mark Rutland
On 4/7/2016 4:02 PM, Purna Chandra Mandal wrote:
>>> Document devicetree binding for the USB controller
>>
>> Device tree.
>>
> ack.
>
>>> and USB Phy found on Microchip PIC32 class devices.
>>
>> PHY.
>>
> ack.
>
>>> Signed-off-by: Purna Chandra Mandal <purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
>>>
>>> ---
>>>
>>> .../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
>>> 1 file changed, 67 insertions(+)
>>> create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>
>>> diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>> new file mode 100644
>>> index 0000000..e1cec9d
>>> --- /dev/null
>>> +++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>> @@ -0,0 +1,67 @@
>>> +Microchip PIC32 MUSB DRC/OTG controller
>>> +-------------------------------------------
>>> +
>>> +Required properties:
>>> + - compatible : should be "microchip,pic32mzda-usb".
>>> + - reg : offset and length of "MUSB Core Registers" and
>>> + "USB Clock & Reset Registers".
>>> + - reg-names : should be "mc", and "usbcr" in order
>>> + - clocks : clock specifier for the musb controller clock
>>> + - clock-names : should be "usb_clk"
>>> + - interrupts : interrupt number for MUSB Core General interrupt
>>> + and DMA interrupt
>>> + - interrupt-names : must be "mc" and "dma" in order.
>>> + - phys : phy specifier for the otg phy.
>>> + - dr_mode : should be one of "host", "peripheral" or "otg".
>>> + - mentor,multipoint: Should be "1" indicating the musb controller supports
>>> + multipoint. This is MUSB configuration-specific setting.
>>> + - mentor,num-eps : Specifies the number of endpoints. This is also a
>>> + MUSB configuration-specific setting. Should be set to "8".
>>> + - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
>>> + - mentor,power : Should be "500". This signifies the controller can supply
>>> + up to 500mA when operating in host mode.
>>
>> No, these "nentor" prefixed parameters must be determined from the "compatible" prop.
>>
> Prefix "mentor" here is used to signify configuration of the MUSB controller IP, not
> specifics of the chip or glue logic.
I know.
> Please suggest if replacing with "microchip" makes it better.
No, nothing of that sort. These parameters are probably fixed for the said
PIC32 implementation? If so, they shouldn't appear as the node props but
should instead be hard-coded in the glue layer. Don't look at the OMAP glues,
they are a bad example.
>>> + - phys : phandle of the USB phy.
"phys" are reserved for use by the drivers/phy/, while your PHY seems to
be controlled by drivers/usb/phy/. Please rename this property to "usb-phy".
>>> + interrupt number for over-current detection logic.
>>> +
>>> +Optional properties:
>>> + - microchip,fifo-mode: Specifies layout of internal SRAM for end-point fifos.
>>> + Should be 0 (default) or 1.
Probably would be better as a boolean prop...
[...]
MBR, Sergei
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
[not found] ` <57065CB4.5080108-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
@ 2016-04-07 13:24 ` Purna Chandra Mandal
2016-04-07 13:38 ` Sergei Shtylyov
0 siblings, 1 reply; 6+ messages in thread
From: Purna Chandra Mandal @ 2016-04-07 13:24 UTC (permalink / raw)
To: Sergei Shtylyov, linux-kernel-u79uwXL29TY76Z2rM5mHXA
Cc: Rob Herring, linux-usb-u79uwXL29TY76Z2rM5mHXA, Joshua Henderson,
devicetree-u79uwXL29TY76Z2rM5mHXA, Kumar Gala, Ian Campbell,
Pawel Moll, Mark Rutland
On 04/07/2016 06:42 PM, Sergei Shtylyov wrote:
> On 4/7/2016 4:02 PM, Purna Chandra Mandal wrote:
>
>>>> Document devicetree binding for the USB controller
>>>
>>> Device tree.
>>>
>> ack.
>>
>>>> and USB Phy found on Microchip PIC32 class devices.
>>>
>>> PHY.
>>>
>> ack.
>>
>>>> Signed-off-by: Purna Chandra Mandal <purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
>>>>
>>>> ---
>>>>
>>>> .../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
>>>> 1 file changed, 67 insertions(+)
>>>> create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>>
>>>> diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>> new file mode 100644
>>>> index 0000000..e1cec9d
>>>> --- /dev/null
>>>> +++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>> @@ -0,0 +1,67 @@
>>>> +Microchip PIC32 MUSB DRC/OTG controller
>>>> +-------------------------------------------
>>>> +
>>>> +Required properties:
>>>> + - compatible : should be "microchip,pic32mzda-usb".
>>>> + - reg : offset and length of "MUSB Core Registers" and
>>>> + "USB Clock & Reset Registers".
>>>> + - reg-names : should be "mc", and "usbcr" in order
>>>> + - clocks : clock specifier for the musb controller clock
>>>> + - clock-names : should be "usb_clk"
>>>> + - interrupts : interrupt number for MUSB Core General interrupt
>>>> + and DMA interrupt
>>>> + - interrupt-names : must be "mc" and "dma" in order.
>>>> + - phys : phy specifier for the otg phy.
>>>> + - dr_mode : should be one of "host", "peripheral" or "otg".
>>>> + - mentor,multipoint: Should be "1" indicating the musb controller supports
>>>> + multipoint. This is MUSB configuration-specific setting.
>>>> + - mentor,num-eps : Specifies the number of endpoints. This is also a
>>>> + MUSB configuration-specific setting. Should be set to "8".
>>>> + - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
>>>> + - mentor,power : Should be "500". This signifies the controller can supply
>>>> + up to 500mA when operating in host mode.
>>>
>>> No, these "nentor" prefixed parameters must be determined from the "compatible" prop.
>>>
>> Prefix "mentor" here is used to signify configuration of the MUSB controller IP, not
>> specifics of the chip or glue logic.
>
> I know.
>
>> Please suggest if replacing with "microchip" makes it better.
>
> No, nothing of that sort. These parameters are probably fixed for the said PIC32 implementation? If so, they shouldn't appear as the node props but should instead be hard-coded in the glue layer. Don't look at the OMAP glues, they are a bad example.
ack. Will hard code.
>
>>>> + - phys : phandle of the USB phy.
>
> "phys" are reserved for use by the drivers/phy/, while your PHY seems to be controlled by drivers/usb/phy/. Please rename this property to "usb-phy".
>
Will rename.
>>>> + interrupt number for over-current detection logic.
>>>> +
>>>> +Optional properties:
>>>> + - microchip,fifo-mode: Specifies layout of internal SRAM for end-point fifos.
>>>> + Should be 0 (default) or 1.
>
> Probably would be better as a boolean prop...
This is software defined configuration of SRAM layout. In future, we might add
more variants depending on use-cases to extract better performance.
Will prefer to keep it as integer property. And update description accordingly;
like "Specifies layout of internal SRAM for end-point fifos. Defaults 0."
>
> [...]
>
> MBR, Sergei
>
Thanks, Purna
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
^ permalink raw reply [flat|nested] 6+ messages in thread
* Re: [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver.
2016-04-07 13:24 ` Purna Chandra Mandal
@ 2016-04-07 13:38 ` Sergei Shtylyov
0 siblings, 0 replies; 6+ messages in thread
From: Sergei Shtylyov @ 2016-04-07 13:38 UTC (permalink / raw)
To: Purna Chandra Mandal, linux-kernel
Cc: Rob Herring, linux-usb, Joshua Henderson, devicetree, Kumar Gala,
Ian Campbell, Pawel Moll, Mark Rutland
On 4/7/2016 4:24 PM, Purna Chandra Mandal wrote:
>>>>> Document devicetree binding for the USB controller
>>>>
>>>> Device tree.
>>>>
>>> ack.
>>>
>>>>> and USB Phy found on Microchip PIC32 class devices.
>>>>
>>>> PHY.
>>>>
>>> ack.
>>>
>>>>> Signed-off-by: Purna Chandra Mandal <purna.mandal@microchip.com>
>>>>>
>>>>> ---
>>>>>
>>>>> .../bindings/usb/microchip,pic32-musb.txt | 67 ++++++++++++++++++++++
>>>>> 1 file changed, 67 insertions(+)
>>>>> create mode 100644 Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>>>
>>>>> diff --git a/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>>> new file mode 100644
>>>>> index 0000000..e1cec9d
>>>>> --- /dev/null
>>>>> +++ b/Documentation/devicetree/bindings/usb/microchip,pic32-musb.txt
>>>>> @@ -0,0 +1,67 @@
>>>>> +Microchip PIC32 MUSB DRC/OTG controller
>>>>> +-------------------------------------------
>>>>> +
>>>>> +Required properties:
>>>>> + - compatible : should be "microchip,pic32mzda-usb".
>>>>> + - reg : offset and length of "MUSB Core Registers" and
>>>>> + "USB Clock & Reset Registers".
>>>>> + - reg-names : should be "mc", and "usbcr" in order
>>>>> + - clocks : clock specifier for the musb controller clock
>>>>> + - clock-names : should be "usb_clk"
>>>>> + - interrupts : interrupt number for MUSB Core General interrupt
>>>>> + and DMA interrupt
>>>>> + - interrupt-names : must be "mc" and "dma" in order.
>>>>> + - phys : phy specifier for the otg phy.
>>>>> + - dr_mode : should be one of "host", "peripheral" or "otg".
>>>>> + - mentor,multipoint: Should be "1" indicating the musb controller supports
>>>>> + multipoint. This is MUSB configuration-specific setting.
>>>>> + - mentor,num-eps : Specifies the number of endpoints. This is also a
>>>>> + MUSB configuration-specific setting. Should be set to "8".
>>>>> + - mentor,ram-bits : Specifies the ram address size. Should be set to "11".
>>>>> + - mentor,power : Should be "500". This signifies the controller can supply
>>>>> + up to 500mA when operating in host mode.
>>>>
>>>> No, these "nentor" prefixed parameters must be determined from the "compatible" prop.
>>>>
>>> Prefix "mentor" here is used to signify configuration of the MUSB controller IP, not
>>> specifics of the chip or glue logic.
>>
>> I know.
>>
>>> Please suggest if replacing with "microchip" makes it better.
>>
>> No, nothing of that sort. These parameters are probably fixed for the said PIC32 implementation? If so, they shouldn't appear as the node props but should instead be hard-coded in the glue layer. Don't look at the OMAP glues, they are a bad example.
>
> ack. Will hard code.
Except "mentor, power", that is. It was a part of the real platform data,
not the MUSB config. structure.
[...]
> Thanks, Purna
MBR, Sergei
^ permalink raw reply [flat|nested] 6+ messages in thread
end of thread, other threads:[~2016-04-07 13:38 UTC | newest]
Thread overview: 6+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2016-04-07 11:16 [PATCH v1 1/2] dt/bindings/usb: Add bindings for PIC32 MUSB driver Purna Chandra Mandal
[not found] ` <1460027775-20729-1-git-send-email-purna.mandal-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
2016-04-07 12:53 ` Sergei Shtylyov
2016-04-07 13:02 ` Purna Chandra Mandal
[not found] ` <57065A4A.8090203-UWL1GkI3JZL3oGB3hsPCZA@public.gmane.org>
2016-04-07 13:12 ` Sergei Shtylyov
[not found] ` <57065CB4.5080108-M4DtvfQ/ZS1MRgGoP+s0PdBPR1lH4CV8@public.gmane.org>
2016-04-07 13:24 ` Purna Chandra Mandal
2016-04-07 13:38 ` Sergei Shtylyov
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).