From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1C8212DD5F7 for ; Mon, 11 Aug 2025 09:25:22 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754904325; cv=none; b=R7QvFDM2NElrLvXpQpELaoOuupQKPbgtxflJlzZQr/T0oQMwhkKpDaMs6bF4/DMCaSoomwngFAYM7lKtlcsrm3tQzegKJ2jcicZvjZt32GNQdEqtYpxFE5qOeEkAER3s9Lqlz8o0oQIxywRj95qN/7dGiFzWtTusODCgdMHsH+I= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1754904325; c=relaxed/simple; bh=5qIM046RALuOts1rvwHZ0Oae3nIbBnTPFzNmQT9Ch0M=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=t1qXRsIkleag1AMVQNAha6JEH8Tadof6Y7HeDXUYYSfd3Q9LvC3M4TfSQEyvHEXAnN61i9n9LNS5VkbCm7SPC650Y77R69BUAqms5hz9zRknxhIetnz6dHhf0qmZwU37T9i44ziF9WNhwJiB1F08q/g8nvBzKovyvzXnt88oquI= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=jKdT/Wjq; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="jKdT/Wjq" Received: from pps.filterd (m0279869.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 57B9Lnin022212 for ; Mon, 11 Aug 2025 09:25:21 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= d5brsbQXcuMZs7M3LpkJq0KWrfVjzolKtDa4nkNHsDo=; b=jKdT/WjqipJFNT+a NX/oG2GaNNjl6thViAQBbbLnd+ZcCCMV1nAbOuecIXsD2j9OBGn/M4xkrZrP96n0 ZCqnFu7hqWoOOp/9b0kelE6VxmZziTcZs9CRTgSFNheDFrSNSx/nnuGsfm9kumxQ yj8k/pNdksFryrpAwOzQrzLBUAVHxmU6LQoSiVgf/rzKczcN3QuQe1Y3rJTiMBLr xba0F8vI7bxouN7coQ9jhS2JqjXYD1NjFrZgtsTzbs1E39C7JIjyoabNT26znjML FSDaDj9McIAmrZmbuOggzrUUMRFAuuOnmVjDIDfGAuCVov+/Hx4tDVk8jJPG91Qe 5ugK/A== Received: from mail-pl1-f197.google.com (mail-pl1-f197.google.com [209.85.214.197]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 48dwb73u9k-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128 verify=NOT) for ; Mon, 11 Aug 2025 09:25:21 +0000 (GMT) Received: by mail-pl1-f197.google.com with SMTP id d9443c01a7336-2400a0ad246so33847065ad.2 for ; Mon, 11 Aug 2025 02:25:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1754904320; x=1755509120; h=content-transfer-encoding:in-reply-to:from:content-language :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=d5brsbQXcuMZs7M3LpkJq0KWrfVjzolKtDa4nkNHsDo=; b=me599DT9xBOZqLzTDh6pN36vGY4HmiTgXfoqjth/1uu9ed0Ui7du5NNazT23EG/RC1 JSDL0SBloekMoORKotnJ54Mnak6/cWR4RVlThXJAy6oDxeAOy0Omf6s8CV7YdlcbJhYL KvON7NLPc9UXR8VNsCZyp9gI6OWvmmN4lZi7MntiaX8wRyCxDRK1pjTpyhj4aLLd0r2X iL7XM9vwM+vSJZSBxFMHG8wP/hmZe3Qs2Z+bK4D8entob/xshenmzgZz4OX8SccWJf6M BhN9V8vZj5GSoCHMyH0CYGshGNAtVoTD1NzNq0St0GaWhC1apYYc+82+GGkrtQrVhxI2 CG0A== X-Forwarded-Encrypted: i=1; AJvYcCUMAk4kVQzmo0jOAMM8O/rCcDuVuHWvzaaBjOyjvEDruAhzXROPlAJq8acRb77DHTfbUhLlPaf0vC2+@vger.kernel.org X-Gm-Message-State: AOJu0YyW0pGd9UgY6eHd11wGFE/OaYMb+pRsC0PlzKPq/nBMp57r7Xt6 A+tdJaIpnnLIUcA6B4WUsgvQ01KWe09sgoXDkem2CBaksVGRGBh8x7yk0jdQtBbCquX4FCzf3ie Wlc2AIrqOA/EpMZPl5zVKRWM9Hd+1hzNRUVH4snw59DEwO3GP0L+ycll/Ho6bstmR X-Gm-Gg: ASbGncvEZ2sBUZIw3Sy+8fwufTfnc8KY2hrulozfrgZJdmzD1bWSIXgGH5AiE1z2XBy zo6B0wvkBlNUxEb1sfsizx8dwjKC4VrjWvKVrWIXkCN3ZrE3Cx6vhf+i2arRctdyfcRvkF0qAZI 8ukKWdXvonlC95J2yxX4fq1vvLrTK0ofXC4kprQAIkCBckj3vHHtjvUGXy0GJ/2+pZcO5WwXHvC sV8X0IZZNIkjgmeg3Hc7FDRESlluAO560bUKmhO7sjsHHipGR/+R0zB/kAcbE7umYz8W0Dmg+3Q tys8EBn5IAR/qkS9+YwKE41z4kpeBBwIwLm99/XjHMqSP3yGL6Govotg5/PhiCQaJKOgLMhocYw CtJLES9oqHD419tuxbGNFrdjVWhx6Ww== X-Received: by 2002:a17:902:ce90:b0:226:38ff:1d6a with SMTP id d9443c01a7336-242c2003629mr183281565ad.7.1754904319817; Mon, 11 Aug 2025 02:25:19 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGY2W7Uzf0+Hhm/oLMQxV3US2K/ii+xsd0BX+O+K/VV6q57R8neGNUbis0mR8USg0+ba7mSKA== X-Received: by 2002:a17:902:ce90:b0:226:38ff:1d6a with SMTP id d9443c01a7336-242c2003629mr183281315ad.7.1754904319373; Mon, 11 Aug 2025 02:25:19 -0700 (PDT) Received: from [10.133.33.13] (tpe-colo-wan-fw-bordernet.qualcomm.com. [103.229.16.4]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-241d1ef67aesm269903595ad.6.2025.08.11.02.25.14 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 11 Aug 2025 02:25:18 -0700 (PDT) Message-ID: <571a76a1-c430-49a5-a8b6-974f71a6437b@oss.qualcomm.com> Date: Mon, 11 Aug 2025 17:25:10 +0800 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v5 1/3] PCI: dwc: enable PCI Power Control Slot driver for QCOM To: "Wenbin Yao (Consultant)" , Bjorn Helgaas Cc: lpieralisi@kernel.org, kwilczynski@kernel.org, mani@kernel.org, robh@kernel.org, bhelgaas@google.com, sfr@canb.auug.org.au, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, andersson@kernel.org, konradybcio@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, krishna.chundru@oss.qualcomm.com, quic_vbadigan@quicinc.com, quic_mrana@quicinc.com, quic_cang@quicinc.com References: <20250722232255.GA2864066@bhelgaas> Content-Language: en-US From: Qiang Yu In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Authority-Analysis: v=2.4 cv=K6oiHzWI c=1 sm=1 tr=0 ts=6899b701 cx=c_pps a=cmESyDAEBpBGqyK7t0alAg==:117 a=nuhDOHQX5FNHPW3J6Bj6AA==:17 a=IkcTkHD0fZMA:10 a=2OwXVqhp2XgA:10 a=EUspDBNiAAAA:8 a=COk6AnOGAAAA:8 a=cQi23a1KtdDCxFO6Ja0A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=1OuFwYUASf3TG4hYMiVC:22 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-GUID: pdJcLxj-eAFrlRGefEao2sHiJ0ftDIwi X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwODA5MDAxMyBTYWx0ZWRfX7NGWEnMQZ0+c rNCt2KhaTClnf3NA1Nv/Nka4T9d0MxXgfYc0js2NGK436uOdnf+THyexyxfM9S+6AU60g+F3oAH ej1uUUGy7qyvGU+U/con5ovko/gLN+hAcKo3Xp7G+Rv3eO6UWzuO3bvXRvPrjbNL1cUAA0ixQon bsl2GmS/i66QKmeg3YCfO06LMMkT2bOAa79tfEjEdDACHTE2pDKZbX5BQzwyVwJzZoW5U7i8AMG 5SjIwjqQM+sZXNLEB1dgM9fMMmDQdcvzLgSs3aac6zL8Qf3GOBSP1ZKrlcPXOizgWPBJmp6lTL8 LuYGiMhR6bD3m4qGDiivcjjHSTknbfxu01LbJ16QeXmKN3BEwWKVK5duFXRJ79cRDAU+eyCXjjF ItUy9Aac X-Proofpoint-ORIG-GUID: pdJcLxj-eAFrlRGefEao2sHiJ0ftDIwi X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.1.9,FMLib:17.12.80.40 definitions=2025-08-11_01,2025-08-06_01,2025-03-28_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 priorityscore=1501 spamscore=0 phishscore=0 adultscore=0 bulkscore=0 clxscore=1015 malwarescore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2507300000 definitions=main-2508090013 On 7/24/2025 10:52 AM, Wenbin Yao (Consultant) wrote: > On 7/23/2025 7:22 AM, Bjorn Helgaas wrote: >> In subject: >> >>    PCI: qcom: Enable PCI Power Control Slot driver >> >> This is not a generic dwc change; it's specific to qcom, so I want the >> subject to reflect that. >> >> We can fix this when applying unless other changes are needed. > > OK， will fix it. Hi Bjorn, we have nothing to update, will not send new version, could you please pick up patches and fix this when applying if there is no further comments? - Qiang Yu> >> >> On Tue, Jul 22, 2025 at 05:11:49PM +0800, Wenbin Yao wrote: >>> From: Qiang Yu >>> >>> Enable the pwrctrl driver, which is utilized to manage the power supplies >>> of the devices connected to the PCI slots. This ensures that the voltage >>> rails of the standard PCI slots on some platforms eg. X1E80100-QCP can be >>> correctly turned on/off if they are described under PCIe port device tree >>> node. >>> >>> Signed-off-by: Qiang Yu >>> Signed-off-by: Wenbin Yao >>> --- >>>   drivers/pci/controller/dwc/Kconfig | 1 + >>>   1 file changed, 1 insertion(+) >>> >>> diff --git a/drivers/pci/controller/dwc/Kconfig b/drivers/pci/controller/dwc/Kconfig >>> index ff6b6d9e1..deafc512b 100644 >>> --- a/drivers/pci/controller/dwc/Kconfig >>> +++ b/drivers/pci/controller/dwc/Kconfig >>> @@ -298,6 +298,7 @@ config PCIE_QCOM >>>       select CRC8 >>>       select PCIE_QCOM_COMMON >>>       select PCI_HOST_COMMON >>> +    select PCI_PWRCTRL_SLOT >>>       help >>>         Say Y here to enable PCIe controller support on Qualcomm SoCs. The >>>         PCIe controller uses the DesignWare core plus Qualcomm-specific >>> -- >>> 2.34.1 >>>