devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Jiancheng Xue <xuejiancheng@hisilicon.com>
To: Stephen Boyd <sboyd@codeaurora.org>
Cc: mturquette@baylibre.com, robh+dt@kernel.org,
	mark.rutland@arm.com, linux-clk@vger.kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	yanhaifeng@hisilicon.com, gaofei@hisilicon.com,
	hermit.wangheming@hisilicon.com, scott.bambrough@linaro.org,
	mark.gregotski@linaro.org
Subject: Re: [PATCH] clk: hisilicon: add CRG driver for Hi3798CV200 SoC
Date: Sun, 18 Sep 2016 09:49:42 +0800	[thread overview]
Message-ID: <57DDF2B6.2070104@hisilicon.com> (raw)
In-Reply-To: <20160914210134.GD7243@codeaurora.org>

On 2016/9/15 5:01, Stephen Boyd wrote:
> On 09/12, Jiancheng Xue wrote:
>> Add CRG driver for Hi3798CV200 SoC. CRG(Clock and Reset
>> Generator) module generates clock and reset signals used
>> by other module blocks on SoC.
>>
>> Signed-off-by: Jiancheng Xue <xuejiancheng@hisilicon.com>
> 
> Overall looks fine. Just a few nitpicks.
> 
Hi Stephen,

Thanks for all your comments. I'll refine this patch
according to your suggestions and send a new version.

Best Regards,
Jiancheng

>> ---
>>  .../devicetree/bindings/clock/hi3519-crg.txt       |  46 ----
>>  .../devicetree/bindings/clock/hisi-crg.txt         |  49 ++++
> 
> I wonder if git format-patch -M would make it more apparent about
> what's changed across the file rename?
> 
>>  drivers/clk/hisilicon/Kconfig                      |   8 +
>>  drivers/clk/hisilicon/Makefile                     |   1 +
>>  drivers/clk/hisilicon/crg-hi3798cv200.c            | 304 +++++++++++++++++++++
>>  drivers/clk/hisilicon/crg.h                        |  39 +++
>>  include/dt-bindings/clock/histb-clock.h            |  64 +++++
>>  7 files changed, 465 insertions(+), 46 deletions(-)
>>  delete mode 100644 Documentation/devicetree/bindings/clock/hi3519-crg.txt
>>  create mode 100644 Documentation/devicetree/bindings/clock/hisi-crg.txt
>>  create mode 100644 drivers/clk/hisilicon/crg-hi3798cv200.c
>>  create mode 100644 drivers/clk/hisilicon/crg.h
>>  create mode 100644 include/dt-bindings/clock/histb-clock.h
>>
>> diff --git a/drivers/clk/hisilicon/Makefile b/drivers/clk/hisilicon/Makefile
>> index e169ec7..233d809 100644
>> --- a/drivers/clk/hisilicon/Makefile
>> +++ b/drivers/clk/hisilicon/Makefile
>> @@ -8,6 +8,7 @@ obj-$(CONFIG_ARCH_HI3xxx)	+= clk-hi3620.o
>>  obj-$(CONFIG_ARCH_HIP04)	+= clk-hip04.o
>>  obj-$(CONFIG_ARCH_HIX5HD2)	+= clk-hix5hd2.o
>>  obj-$(CONFIG_COMMON_CLK_HI3519)	+= clk-hi3519.o
>> +obj-$(CONFIG_COMMON_CLK_HI3798CV200) += crg-hi3798cv200.o
> 
> Tab this out?
> 
>>  obj-$(CONFIG_COMMON_CLK_HI6220)	+= clk-hi6220.o
>>  obj-$(CONFIG_RESET_HISI)	+= reset.o
>>  obj-$(CONFIG_STUB_CLK_HI6220)	+= clk-hi6220-stub.o
>> diff --git a/drivers/clk/hisilicon/crg-hi3798cv200.c b/drivers/clk/hisilicon/crg-hi3798cv200.c
>> new file mode 100644
>> index 0000000..b763b99
>> --- /dev/null
>> +++ b/drivers/clk/hisilicon/crg-hi3798cv200.c
>> @@ -0,0 +1,304 @@
> [...]
>> +
>> +static struct hisi_crg_funcs hi3798cv200_crg_funcs = {
> 
> const?
> 
>> +	.register_clks = hi3798cv200_clk_register,
>> +	.unregister_clks = hi3798cv200_clk_unregister,
>> +};
>> +
>> +/* hi3798CV200 sysctrl CRG */
>> +
>> +#define HI3798CV200_SYSCTRL_NR_CLKS 16
>> +
>> +static const struct hisi_gate_clock hi3798cv200_sysctrl_gate_clks[] = {
>> +	{ IR_CLK, "clk_ir", "100m",
>> +		CLK_SET_RATE_PARENT, 0x48, 4, 0, },
>> +	{ TIMER01_CLK, "clk_timer01", "24m",
>> +		CLK_SET_RATE_PARENT, 0x48, 6, 0, },
>> +	{ UART0_CLK, "clk_uart0", "75m",
>> +		CLK_SET_RATE_PARENT, 0x48, 10, 0, },
>> +};
>> +
>> +static struct hisi_clock_data *hi3798cv200_sysctrl_clk_register(
>> +					struct platform_device *pdev)
>> +{
>> +	struct hisi_clock_data *clk_data;
>> +	int ret;
>> +
>> +	clk_data = hisi_clk_alloc(pdev, HI3798CV200_SYSCTRL_NR_CLKS);
>> +	if (!clk_data)
>> +		return ERR_PTR(-ENOMEM);
>> +
>> +	ret = hisi_clk_register_gate(hi3798cv200_sysctrl_gate_clks,
>> +				ARRAY_SIZE(hi3798cv200_sysctrl_gate_clks),
>> +				clk_data);
>> +	if (ret)
>> +		return ERR_PTR(ret);
>> +
>> +	ret = of_clk_add_provider(pdev->dev.of_node,
>> +			of_clk_src_onecell_get, &clk_data->clk_data);
>> +	if (ret)
>> +		goto unregister_gate;
>> +
>> +	return clk_data;
>> +
>> +unregister_gate:
>> +	hisi_clk_unregister_gate(hi3798cv200_sysctrl_gate_clks,
>> +				ARRAY_SIZE(hi3798cv200_sysctrl_gate_clks),
>> +				clk_data);
>> +	return ERR_PTR(ret);
>> +}
>> +
>> +static void hi3798cv200_sysctrl_clk_unregister(struct platform_device *pdev)
>> +{
>> +	struct hisi_crg_dev *crg = platform_get_drvdata(pdev);
>> +
>> +	of_clk_del_provider(pdev->dev.of_node);
>> +
>> +	hisi_clk_unregister_gate(hi3798cv200_sysctrl_gate_clks,
>> +				ARRAY_SIZE(hi3798cv200_sysctrl_gate_clks),
>> +				crg->clk_data);
>> +}
>> +
>> +static struct hisi_crg_funcs hi3798cv200_sysctrl_funcs = {
> 
> const?
> 
>> +	.register_clks = hi3798cv200_sysctrl_clk_register,
>> +	.unregister_clks = hi3798cv200_sysctrl_clk_unregister,
>> +};
>> +
>> +static const struct of_device_id hi3798cv200_crg_match_table[] = {
>> +	{ .compatible = "hisilicon,hi3798cv200-crg",
>> +		.data = &hi3798cv200_crg_funcs},
> 
> Nitpick: please add a space before }
> 
>> +	{ .compatible = "hisilicon,hi3798cv200-sysctrl",
>> +		.data = &hi3798cv200_sysctrl_funcs},
> 
> Nitpick: please add a space before }
> 
>> +	{ }
>> +};
>> +MODULE_DEVICE_TABLE(of, hi3798cv200_clk_match_table);
>> +
>> +static int hi3798cv200_crg_probe(struct platform_device *pdev)
>> +{
>> +	struct hisi_crg_dev *crg;
>> +	const struct of_device_id *match;
>> +
>> +	crg = devm_kmalloc(&pdev->dev, sizeof(*crg), GFP_KERNEL);
>> +	if (!crg)
>> +		return -ENOMEM;
>> +
>> +	match = of_match_node(hi3798cv200_crg_match_table, pdev->dev.of_node);
>> +	crg->funcs = (struct hisi_crg_funcs *)match->data;
> 
> We can use of_device_get_match_data() here to simplify things.
> 
>> +
>> +	crg->rstc = hisi_reset_init(pdev);
>> +	if (!crg->rstc)
>> +		return -ENOMEM;
>> +
>> diff --git a/drivers/clk/hisilicon/crg.h b/drivers/clk/hisilicon/crg.h
>> new file mode 100644
>> index 0000000..145b929
>> --- /dev/null
>> +++ b/drivers/clk/hisilicon/crg.h
>> @@ -0,0 +1,39 @@
>> +/*
>> + * HiSilicon Clock and Reset Driver Header
>> + *
>> + * Copyright (c) 2016 HiSilicon Limited.
>> + *
>> + * This program is free software; you can redistribute it and/or modify
>> + * it under the terms of the GNU General Public License as published by
>> + * the Free Software Foundation; either version 2 of the License, or
>> + * (at your option) any later version.
>> + *
>> + * This program is distributed in the hope that it will be useful,
>> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
>> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
>> + * GNU General Public License for more details.
>> + *
>> + * You should have received a copy of the GNU General Public License along
>> + * with this program; if not, write to the Free Software Foundation, Inc.,
>> + * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
>> + *
>> + */
>> +
>> +#ifndef	__HISI_CRG_H
>> +#define	__HISI_CRG_H
> 
> Weird tab here. Please replace with space.
> 
>> +
>> +struct hisi_clock_data;
>> +struct hisi_reset_controller;
>> +
>> +struct hisi_crg_funcs {
>> +	struct hisi_clock_data*	(*register_clks)(struct platform_device *pdev);
>> +	void (*unregister_clks)(struct platform_device *pdev);
>> +};
>> +
>> +struct hisi_crg_dev {
>> +	struct hisi_clock_data *clk_data;
>> +	struct hisi_reset_controller *rstc;
>> +	struct hisi_crg_funcs	*funcs;
>> +};
>> +
> 


      reply	other threads:[~2016-09-18  1:49 UTC|newest]

Thread overview: 5+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-12  9:01 [PATCH] clk: hisilicon: add CRG driver for Hi3798CV200 SoC Jiancheng Xue
     [not found] ` <1473670888-17997-1-git-send-email-xuejiancheng-C8/M+/jPZTeaMJb+Lgu22Q@public.gmane.org>
2016-09-12 13:55   ` kbuild test robot
     [not found]     ` <201609122155.oR2E2oL7%fengguang.wu-ral2JQCrhuEAvxtiuMwx3w@public.gmane.org>
2016-09-13  2:45       ` Jiancheng Xue
2016-09-14 21:01 ` Stephen Boyd
2016-09-18  1:49   ` Jiancheng Xue [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=57DDF2B6.2070104@hisilicon.com \
    --to=xuejiancheng@hisilicon.com \
    --cc=devicetree@vger.kernel.org \
    --cc=gaofei@hisilicon.com \
    --cc=hermit.wangheming@hisilicon.com \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mark.gregotski@linaro.org \
    --cc=mark.rutland@arm.com \
    --cc=mturquette@baylibre.com \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@codeaurora.org \
    --cc=scott.bambrough@linaro.org \
    --cc=yanhaifeng@hisilicon.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).