From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6C2033E9589 for ; Tue, 29 Sep 2026 06:59:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790665163; cv=none; b=uvvAeAmk3GInEEWnbGdoNZJUN5AgE0agCr8h/h4emZcH3eDgLAUFH6sHryzKu6UHKawrRLQCEXyyeQvsDMZSWQ3UFMIbQc8xv+L3pzbRVaHuB+YoHHiAn7I3Gw6zzSBF4uZoWGqlISJ205yZr/xkmYenOUcPylqzy+yV2faSsUc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790665163; c=relaxed/simple; bh=ZklgOQcwPBgcF+FY6lQInVnvguQFWdms67o0H7e3hxY=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=dS4rBrW1+ZHkBhgeoaWigYkIN6UDFOKYLAeO69eQLndzXDdVJ/l0dQsSZv8l1dtz0htiYuntgeQYSyEbfhbciXutz6wj9QWYtP2i1tFRTqC2ev+MiMDuj8Ebr29kWyHsb52Kn50j9WSDeUitj4K7/tKCrPvraNOC9CBXtSZ48xA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=DVZFtaqE; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=YYfnXYi5; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="DVZFtaqE"; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="YYfnXYi5" Received: from pps.filterd (m0279870.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 68T47YnA3654806 for ; Tue, 29 Sep 2026 06:59:20 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= fW5DRUsCcbLeD3llus6C7UVKS1kxhpTnHFxnIYGddMQ=; b=DVZFtaqEENb2+2n0 neuosQgeL9HZZU0T/SdS3wZm0ltmKPVUYONl5MfawuZoQ3yqIgGeBGgK+1kNR5zz dzBRb7a79eNLH15nFbaFONjWZXtxhXkVW+5ISpAW4V6PjjZHIvb5M55PKcZJlscr SfXk7vfdjB8aau4/qnNNggK+71UaU63DuiRpX8N7uOb+LBzOx8DuR08Tktl40s0X G1pK8Q08BhkEUWY/l2aBZVLKVTT2y2uyeMKkaNOjky99WPEkqabtc6E1NYxJ/UIg pSlzvSmApOCOAbGTZaPPGXGcqA+vF66PMW+NMcEADO1qweCrV4JysdP1C1v49spa q5lY4Q== Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com [209.85.214.198]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4h03ew14kq-1 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT) for ; Tue, 29 Sep 2026 06:59:19 +0000 (GMT) Received: by mail-pl1-f198.google.com with SMTP id d9443c01a7336-2db8e9fe9c7so40233785ad.0 for ; Mon, 28 Sep 2026 23:59:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oss.qualcomm.com; s=google; t=1790665159; x=1791269959; darn=vger.kernel.org; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:from:to:cc:subject:date:message-id:reply-to :content-type; bh=fW5DRUsCcbLeD3llus6C7UVKS1kxhpTnHFxnIYGddMQ=; b=YYfnXYi5QLv6t28f8950/1VrxfA1dMXGYbJDwyBYQfb/eRnXZnU3arPPkPeSCvDPwr DJH/RLNpW85jyj+QyuweyHGeN7OYvIf9uX41muli9MzQfK9xF54MBALuE+ypi/JhFyr6 VFsUHOPx9y3Hwbibwx6AOU1akhzO9SS026xPXYn1dNbd4uuBxgGhc0eQSYgdmrL4LQWi +7wbjEJwgNSbCvMyWRwUziwFpaoQnD2w135hVswnQW8/G9AU47QSfyMdlwWeQky/o5/s affOwvfeik4gl7T1CRoWqZrbuJKsYwDBEm3NM6/fUo1kGL0Xwc8+cnD4fxJAjZpmBkoV cjcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790665159; x=1791269959; h=content-transfer-encoding:content-type:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to:content-type; bh=fW5DRUsCcbLeD3llus6C7UVKS1kxhpTnHFxnIYGddMQ=; b=Gfa3ZgVcXb5O80y57pDloeFAQbBhycj5aBLeGSf6+QiNRzgGhd4R9ZEKQtsNddvmaK zdPnBzebT/sj6NtPaxvgOWEDzSV/Ups/HYsVGZdCDCKiZ5DwbF83s5zsydBCtwXbPVtG XDr9C7867fV/xy70Xc8M+vW8LUGkzHkMEh6/aZKSWQNUwjn6/hNNDpY+0lueeTz7lBYn wXJ2c252tCTzm1XEI/HoFWSbuO781Av5ttZawK3OSCr/kHXZupWltlKKIUkDkhjTMHs/ LnpW0b9iWl8L1wkvbW/3XQFOWlQsf+8Dkg1ibCwYIbG+JfvypWPcP86sfyAMO7DTaxGq nwJQ== X-Forwarded-Encrypted: i=1; AKwUvBxmrGfSBjHcKahe7Dze5Jnso26W93M/pfJasfjurX5jy6s1h+rOPAa38oaNq5punVBwckZalBRmwfni@vger.kernel.org X-Gm-Message-State: AFq9FYKhr5woy/RNLTQWWbD/ZM8Yz3SB4prA4xZ2n5dRhKKXM3TnltE1 zLGoLaBCGWq6Y6ZjUMt72KHkxI6gpSDnf7Cfg/Crlp51rrAkgzR2KUo7vsnZ7hiRBELR7LFHTZU 827EVIlvgb7tS28h8V0ImKS9XuV3rrbLcIrEfQHspC30aY7E5HF9ozmDoERRCaCKL X-Gm-Gg: AYBFou2Crp0BcPSJPrthhcJhXJp80xTO7nmWsyCpAkMcBm6ip0Bz6/U2N18JyE5hgcT Zu1c/BEdPG3lOa/XwFJyq2Xy8R7XtTTIJWtuIW1NVb/OPEfvnb1L3s3aLtYSspSmCSL7DvNW3Id hvRa/rMF6BS30jj4u3Xi/1ENEflVPeXmidFyzr65L+7PUD9rESV6677BYhV+U/POqhMUPLdkdxk x1v0ipnPQR0NbrQddW40Ju9ez0YZdKrx0YqG5WEsq165jJALFIjG3Z/Gy669bm0dyOAs2xe/cix HepB7g8z90j+7SpDb8O2CslOq6iwGuF/dv0uZ+jmeaLdGsXKrzNMvQLBJORmBnuCsX+Xmav6UcS MRSZoYvY7rR1BDZ918IawoNPWxPDtcO0RZ0S2V2uha0wjUE5B1ZfZ3+3DFGFhULCuYgU6I34gy9 RRbCvGg8A92gppdjWAoqYl X-Received: by 2002:a17:903:1b70:b0:2df:4876:50d9 with SMTP id d9443c01a7336-2df9499777amr91491655ad.18.1790665158897; Mon, 28 Sep 2026 23:59:18 -0700 (PDT) X-Received: by 2002:a17:903:1b70:b0:2df:4876:50d9 with SMTP id d9443c01a7336-2df9499777amr91491345ad.18.1790665158454; Mon, 28 Sep 2026 23:59:18 -0700 (PDT) Received: from [10.79.116.189] (blr-bdr-fw-01_GlobalNAT_AllZones-Outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-cc78791c680sm5559478a12.16.2026.09.28.23.59.10 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 28 Sep 2026 23:59:18 -0700 (PDT) Message-ID: <5a55edf8-bbcd-4e2e-aa08-c9b62e527a43@oss.qualcomm.com> Date: Tue, 29 Sep 2026 12:29:09 +0530 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v5 15/15] ARM: dts: qcom: Add initial device tree for Kuno SoC To: Konrad Dybcio , Bjorn Andersson , Konrad Dybcio , Krzysztof Kozlowski , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Ulf Hansson , Michael Turquette , Stephen Boyd , Brian Masney , Georgi Djakov , Bartosz Golaszewski , Linus Walleij , Thomas Gleixner , Radu Rendec , Robert Marko , Guru Das Srinagesh , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pm@vger.kernel.org, linux-clk@vger.kernel.org, linux-gpio@vger.kernel.org, Dmitry Baryshkov , Abel Vesa References: <20260827-kuno-soc-support-v5-0-6d47636a8f09@oss.qualcomm.com> <20260827-kuno-soc-support-v5-15-6d47636a8f09@oss.qualcomm.com> <97fd5a30-9469-482b-be0c-0ed6da6424e8@oss.qualcomm.com> Content-Language: en-US From: Hardeep Sharma In-Reply-To: <97fd5a30-9469-482b-be0c-0ed6da6424e8@oss.qualcomm.com> Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Proofpoint-Spam-Info: AW1haW4tMjYwOTI5MDAyNyBTYWx0ZWRfX3FLojVKxLA1Z JZ8WAQTOhH9lfRW/psBAnQ+KRmhYqj93srQUukmSI9q13jjsLdkbGv186D7/vLUSODeWNzNXIrv X6jECY91LNQMRQTpmZGTZm3ESfTc7C8= X-Authority-Analysis: v=2.4 cv=IIOXmQvG c=1 sm=1 tr=0 ts=6abb61c7 cx=c_pps a=MTSHoo12Qbhz2p7MsH1ifg==:117 a=Ou0eQOY4+eZoSc0qltEV5Q==:17 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=s4-Qcg_JpJYA:10 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=gowsoOTTUOVcmtlkKump:22 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=PaPtSKYIirbzHVDMbN0A:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10 a=GvdueXVYPmCkWapjIL-Q:22 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTI5MDAyNyBTYWx0ZWRfXzCpf61JRiFs4 l/d6olvMvfGaJN8rW/YLI/H2rVB/kLZGTUs2Nh3Mb7OZRc8QO1q5/fGi7sHYEWvHilj+RpB6nol Wb18Gx0sVB6vYUJvp/XxFrIONqlern/9GrJvhB4yPKPBKtlxCWKGsO6gLlITQgGOkAxDFC59bYP mvAhfjdnPjLkHidRqzZ/xWbJOIVNQO6U2/Odw3uWgpRcd5+tCjA5bgQ+nG98s4Db0Jlx0519UgL ZTqnOhJ/ndLxQVo9p6RM31CYM0NWSZz4lZNUtdL45ge2IiWSg18utAPzZYmuwyyqqU/g848NqQ/ vi6NP5lvFSHQVzdQbORMXiB7hRWvuJ5rZV/clv0pcfP7lN2wDVQcSL8bIrTWvXwouio0Jm+Ftk7 kwBz0S1A07L3K+AysrmCFantxM4ABDs/YbEzqX2d61/A8ZOXOpRqjYmIdnIhjpDujys+3jb8UCv PTNGZV/T7JvbriFmRvw== X-Proofpoint-GUID: MceUZ-N7qVOjMlR8v8YY7qnSHRAZfilw X-Proofpoint-ORIG-GUID: MceUZ-N7qVOjMlR8v8YY7qnSHRAZfilw X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49 definitions=2026-09-29_02,2026-09-21_02,2025-10-01_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 phishscore=0 lowpriorityscore=0 clxscore=1015 impostorscore=0 adultscore=0 bulkscore=0 malwarescore=0 spamscore=0 suspectscore=0 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000 definitions=main-2609290027 On 9/3/2026 4:27 PM, Konrad Dybcio wrote: > On 8/27/26 7:51 PM, Hardeep Sharma wrote: >> Add SoC-level DTSI (qcom-kuno.dtsi) and IDP board DTS >> (qcom-kuno-idp.dts) for the Qualcomm Kuno SoC. >> >> Peripherals included in this initial set: >> - Single Cortex-A7 CPU with PSCI idle states >> - RPMh RSC with clock controller, power domains, and BCM voter >> - GCC (Global Clock Controller) >> - TLMM pin controller (110 GPIOs) >> - Interconnect (aggre-noc, cnoc-main) >> - GENI UART console (QUP SE3) >> - SMEM, hardware spinlocks (TCSR mutex) >> >> Reviewed-by: Dmitry Baryshkov >> Reviewed-by: Linus Walleij >> Reviewed-by: Abel Vesa >> Signed-off-by: Hardeep Sharma >> --- > [...] > >> + soc: soc@0 { >> + compatible = "simple-bus"; >> + #address-cells = <1>; >> + #size-cells = <1>; >> + ranges = <0 0 0xffffffff>; > that's just "ranges;" Thanks For Review. fixed in v6 : https://lore.kernel.org/all/20260929-kuno-soc-support-v6-1-a16afafbcbc7@oss.qualcomm.com/ Best wishes Hardeep Sharma > > [...] > >> + qup0: geniqup@9c0000 { >> + compatible = "qcom,geni-se-qup"; >> + reg = <0x009c0000 0x2000>; >> + clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>, >> + <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>; >> + clock-names = "m-ahb", "s-ahb"; >> + #address-cells = <2>; >> + #size-cells = <2>; >> + ranges = <0x0 0x0 0x0 0x0 0x1000000>; > likewise here, you don't need to precisely limit this. > > Konrad Hi Konrad Here I cannot use ranges; An empty ranges; only works when the child node uses the same number of address and size cells as its parent. That can't happen here:   - The binding fixes qup0 at 2/2. qcom,geni-se.yaml requires #address-cells and #size-cells to be 2.   - soc is 1/1. It uses 1 cell for addresses and sizes, like the other 32-bit Qualcomm SoCs. Best Wishes Hardeep Sharma