From mboxrd@z Thu Jan  1 00:00:00 1970
From: Matthias Brugger <matthias.bgg@gmail.com>
Subject: Re: [PATCH v4 2/5] arm64: dts: mt2712: add pintcrl device node.
Date: Tue, 17 Apr 2018 16:31:54 +0200
Message-ID: <5b132440-d71b-b330-ee82-5e1ea915141b@gmail.com>
References: <1521687523-1604-1-git-send-email-zhiyong.tao@mediatek.com>
 <1521687523-1604-3-git-send-email-zhiyong.tao@mediatek.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: 7bit
Return-path: <linux-kernel-owner@vger.kernel.org>
In-Reply-To: <1521687523-1604-3-git-send-email-zhiyong.tao@mediatek.com>
Content-Language: en-US
Sender: linux-kernel-owner@vger.kernel.org
To: Zhiyong Tao <zhiyong.tao@mediatek.com>, robh+dt@kernel.org, linus.walleij@linaro.org, mark.rutland@arm.com
Cc: srv_heupstream@mediatek.com, liguo.zhang@mediatek.com, yingjoe.chen@mediatek.com, hongkun.cao@mediatek.com, biao.huang@mediatek.com, yt.shen@mediatek.com, hongzhou.yang@mediatek.com, erin.lo@mediatek.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-gpio@vger.kernel.org
List-Id: devicetree@vger.kernel.org



On 03/22/2018 03:58 AM, Zhiyong Tao wrote:
> This patch adds pintcrl device node for mt2712.
> 
> Signed-off-by: Zhiyong Tao <zhiyong.tao@mediatek.com>
> ---

Applied to v4.17-next/dts64

Thanks!

>  arch/arm64/boot/dts/mediatek/mt2712e.dtsi | 18 ++++++++++++++++++
>  1 file changed, 18 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> index d7688bc..fb3b051 100644
> --- a/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt2712e.dtsi
> @@ -9,6 +9,7 @@
>  #include <dt-bindings/interrupt-controller/irq.h>
>  #include <dt-bindings/interrupt-controller/arm-gic.h>
>  #include <dt-bindings/power/mt2712-power.h>
> +#include "mt2712-pinfunc.h"
>  
>  / {
>  	compatible = "mediatek,mt2712";
> @@ -258,6 +259,23 @@
>  		#clock-cells = <1>;
>  	};
>  
> +	syscfg_pctl_a: syscfg_pctl_a@10005000 {
> +		compatible = "mediatek,mt2712-pctl-a-syscfg", "syscon";
> +		reg = <0 0x10005000 0 0x1000>;
> +	};
> +
> +	pio: pinctrl@10005000 {
> +		compatible = "mediatek,mt2712-pinctrl";
> +		reg = <0 0x1000b000 0 0x1000>;
> +		mediatek,pctl-regmap = <&syscfg_pctl_a>;
> +		pins-are-numbered;
> +		gpio-controller;
> +		#gpio-cells = <2>;
> +		interrupt-controller;
> +		#interrupt-cells = <2>;
> +		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
> +	};
> +
>  	scpsys: scpsys@10006000 {
>  		compatible = "mediatek,mt2712-scpsys", "syscon";
>  		#power-domain-cells = <1>;
>