From: Wei Xu <xuwei5@hisilicon.com>
To: Hao Fang <fanghao11@huawei.com>, <robh+dt@kernel.org>
Cc: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<prime.zeng@hisilicon.com>
Subject: Re: [PATCH] arm64: dts: hisilicon: use the correct HiSilicon copyright
Date: Fri, 18 Jun 2021 09:04:10 +0800 [thread overview]
Message-ID: <60CBF10A.6020304@hisilicon.com> (raw)
In-Reply-To: <1621678832-14924-1-git-send-email-fanghao11@huawei.com>
Hi Hao Fang,
On 2021/5/22 18:20, Hao Fang wrote:
> s/Hisilicon/HiSilicon/.
> It should use capital S, according to the official website
> https://www.hisilicon.com/en.
>
> Signed-off-by: Hao Fang <fanghao11@huawei.com>
Thanks!
Applied to the hisilicon arm64 dt tree.
Best Regards,
Wei
> ---
> arch/arm64/boot/dts/hisilicon/hi3660-coresight.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hi3660-hikey960.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hi3660.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hi3670.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hip05-d02.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hip05.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hip06-d03.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hip06.dtsi | 2 +-
> arch/arm64/boot/dts/hisilicon/hip07-d05.dts | 2 +-
> arch/arm64/boot/dts/hisilicon/hip07.dtsi | 2 +-
> include/dt-bindings/pinctrl/hisi.h | 2 +-
> 15 files changed, 15 insertions(+), 15 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660-coresight.dtsi
> index d607f2f..79a55a0f 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660-coresight.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660-coresight.dtsi
> @@ -3,7 +3,7 @@
> /*
> * dtsi for Hisilicon Hi3660 Coresight
> *
> - * Copyright (C) 2016-2018 Hisilicon Ltd.
> + * Copyright (C) 2016-2018 HiSilicon Ltd.
> *
> * Author: Wanglai Shi <shiwanglai@hisilicon.com>
> *
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660-hikey960.dts b/arch/arm64/boot/dts/hisilicon/hi3660-hikey960.dts
> index 963300e..f68580d 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660-hikey960.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660-hikey960.dts
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon HiKey960 Development Board
> *
> - * Copyright (C) 2016, Hisilicon Ltd.
> + * Copyright (C) 2016, HiSilicon Ltd.
> *
> */
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> index cab89dc..f1ec87c 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3660.dtsi
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon Hi3660 SoC
> *
> - * Copyright (C) 2016, Hisilicon Ltd.
> + * Copyright (C) 2016, HiSilicon Ltd.
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts
> index 7f9f988..d8abf44 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hi3670-hikey970.dts
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon HiKey970 Development Board
> *
> - * Copyright (C) 2016, Hisilicon Ltd.
> + * Copyright (C) 2016, HiSilicon Ltd.
> * Copyright (C) 2018, Linaro Ltd.
> *
> */
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> index 8830795..20698cf 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3670.dtsi
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon Hi3670 SoC
> *
> - * Copyright (C) 2016, Hisilicon Ltd.
> + * Copyright (C) 2016, HiSilicon Ltd.
> * Copyright (C) 2018, Linaro Ltd.
> */
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> index 7b3010f..3f387f4 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220-coresight.dtsi
> @@ -2,7 +2,7 @@
> /*
> * dtsi file for Hisilicon Hi6220 coresight
> *
> - * Copyright (C) 2017 Hisilicon Ltd.
> + * Copyright (C) 2017 HiSilicon Ltd.
> *
> * Author: Pengcheng Li <lipengcheng8@huawei.com>
> * Leo Yan <leo.yan@linaro.org>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts b/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts
> index 91d0867..3df2afb 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220-hikey.dts
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon HiKey Development Board
> *
> - * Copyright (C) 2015, Hisilicon Ltd.
> + * Copyright (C) 2015, HiSilicon Ltd.
> *
> */
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> index d426c6c..dde9371 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi
> @@ -2,7 +2,7 @@
> /*
> * dts file for Hisilicon Hi6220 SoC
> *
> - * Copyright (C) 2015, Hisilicon Ltd.
> + * Copyright (C) 2015, HiSilicon Ltd.
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> diff --git a/arch/arm64/boot/dts/hisilicon/hip05-d02.dts b/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
> index 369b69b..40f3e00 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hip05-d02.dts
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D02 Development Board
> *
> - * Copyright (C) 2014,2015 Hisilicon Ltd.
> + * Copyright (C) 2014,2015 HiSilicon Ltd.
> */
>
> /dts-v1/;
> diff --git a/arch/arm64/boot/dts/hisilicon/hip05.dtsi b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> index 4aed8d4..7b2abd1 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hip05.dtsi
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D02 Development Board
> *
> - * Copyright (C) 2014,2015 Hisilicon Ltd.
> + * Copyright (C) 2014,2015 HiSilicon Ltd.
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> diff --git a/arch/arm64/boot/dts/hisilicon/hip06-d03.dts b/arch/arm64/boot/dts/hisilicon/hip06-d03.dts
> index 9f4a930..35af5d3 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip06-d03.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hip06-d03.dts
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D03 Development Board
> *
> - * Copyright (C) 2016 Hisilicon Ltd.
> + * Copyright (C) 2016 HiSilicon Ltd.
> */
>
> /dts-v1/;
> diff --git a/arch/arm64/boot/dts/hisilicon/hip06.dtsi b/arch/arm64/boot/dts/hisilicon/hip06.dtsi
> index 7deca5f..70d7732 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip06.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hip06.dtsi
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D03 Development Board
> *
> - * Copyright (C) 2016 Hisilicon Ltd.
> + * Copyright (C) 2016 HiSilicon Ltd.
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> diff --git a/arch/arm64/boot/dts/hisilicon/hip07-d05.dts b/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
> index 81a2312..c3df678 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
> +++ b/arch/arm64/boot/dts/hisilicon/hip07-d05.dts
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D05 Development Board
> *
> - * Copyright (C) 2016 Hisilicon Ltd.
> + * Copyright (C) 2016 HiSilicon Ltd.
> */
>
> /dts-v1/;
> diff --git a/arch/arm64/boot/dts/hisilicon/hip07.dtsi b/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> index 2172d80..6baf6a6 100644
> --- a/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hip07.dtsi
> @@ -2,7 +2,7 @@
> /**
> * dts file for Hisilicon D05 Development Board
> *
> - * Copyright (C) 2016 Hisilicon Ltd.
> + * Copyright (C) 2016 HiSilicon Ltd.
> */
>
> #include <dt-bindings/interrupt-controller/arm-gic.h>
> diff --git a/include/dt-bindings/pinctrl/hisi.h b/include/dt-bindings/pinctrl/hisi.h
> index 0359bfd..93064c7 100644
> --- a/include/dt-bindings/pinctrl/hisi.h
> +++ b/include/dt-bindings/pinctrl/hisi.h
> @@ -1,7 +1,7 @@
> /*
> * This header provides constants for hisilicon pinctrl bindings.
> *
> - * Copyright (c) 2015 Hisilicon Limited.
> + * Copyright (c) 2015 HiSilicon Limited.
> * Copyright (c) 2015 Linaro Limited.
> *
> * This program is free software; you can redistribute it and/or modify
>
prev parent reply other threads:[~2021-06-18 1:04 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-05-22 10:20 [PATCH] arm64: dts: hisilicon: use the correct HiSilicon copyright Hao Fang
2021-06-04 19:45 ` Rob Herring
2021-06-18 1:04 ` Wei Xu [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=60CBF10A.6020304@hisilicon.com \
--to=xuwei5@hisilicon.com \
--cc=devicetree@vger.kernel.org \
--cc=fanghao11@huawei.com \
--cc=linux-kernel@vger.kernel.org \
--cc=prime.zeng@hisilicon.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).