* [PATCH] arm64: dts: hi3798cv200: Fix clocks order of sd0
@ 2023-05-14 12:25 David Yang
2023-08-04 1:56 ` Wei Xu
0 siblings, 1 reply; 2+ messages in thread
From: David Yang @ 2023-05-14 12:25 UTC (permalink / raw)
To: linux-arm-kernel
Cc: David Yang, Wei Xu, Rob Herring, Krzysztof Kozlowski,
Conor Dooley, devicetree, linux-kernel
"ciu" and "biu" were incorrectly swapped. Fix their order.
Signed-off-by: David Yang <mmyangfl@gmail.com>
---
arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
index a83b9d4f172e..ed1b5a7a6067 100644
--- a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
+++ b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
@@ -302,8 +302,8 @@ sd0: mmc@9820000 {
compatible = "snps,dw-mshc";
reg = <0x9820000 0x10000>;
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&crg HISTB_SDIO0_CIU_CLK>,
- <&crg HISTB_SDIO0_BIU_CLK>;
+ clocks = <&crg HISTB_SDIO0_BIU_CLK>,
+ <&crg HISTB_SDIO0_CIU_CLK>;
clock-names = "biu", "ciu";
resets = <&crg 0x9c 4>;
reset-names = "reset";
--
2.39.2
^ permalink raw reply related [flat|nested] 2+ messages in thread* Re: [PATCH] arm64: dts: hi3798cv200: Fix clocks order of sd0
2023-05-14 12:25 [PATCH] arm64: dts: hi3798cv200: Fix clocks order of sd0 David Yang
@ 2023-08-04 1:56 ` Wei Xu
0 siblings, 0 replies; 2+ messages in thread
From: Wei Xu @ 2023-08-04 1:56 UTC (permalink / raw)
To: David Yang, linux-arm-kernel
Cc: Rob Herring, Krzysztof Kozlowski, Conor Dooley, devicetree,
linux-kernel
Hi David，
On 2023/5/14 20:25, David Yang wrote:
> "ciu" and "biu" were incorrectly swapped. Fix their order.
>
> Signed-off-by: David Yang <mmyangfl@gmail.com>
> ---
> arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
> index a83b9d4f172e..ed1b5a7a6067 100644
> --- a/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
> +++ b/arch/arm64/boot/dts/hisilicon/hi3798cv200.dtsi
> @@ -302,8 +302,8 @@ sd0: mmc@9820000 {
> compatible = "snps,dw-mshc";
> reg = <0x9820000 0x10000>;
> interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
> - clocks = <&crg HISTB_SDIO0_CIU_CLK>,
> - <&crg HISTB_SDIO0_BIU_CLK>;
> + clocks = <&crg HISTB_SDIO0_BIU_CLK>,
> + <&crg HISTB_SDIO0_CIU_CLK>;
> clock-names = "biu", "ciu";
> resets = <&crg 0x9c 4>;
> reset-names = "reset";
>
Applied to the HiSilicon arm64 dt tree.
Thanks!
Best Regards,
Wei
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-08-04 1:56 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2023-05-14 12:25 [PATCH] arm64: dts: hi3798cv200: Fix clocks order of sd0 David Yang
2023-08-04 1:56 ` Wei Xu
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).