devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Roger Quadros <rogerq@ti.com>
To: Kishon Vijay Abraham I <kishon@ti.com>, Jyri Sarha <jsarha@ti.com>
Cc: Anil Varughese <aniljoy@cadence.com>,
	<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>
Subject: Re: [PATCH 00/13] PHY: Add support for SERDES in TI's J721E SoC
Date: Tue, 22 Oct 2019 16:05:32 +0300	[thread overview]
Message-ID: <6bc9645d-28df-bcef-e94d-498516fc4ac2@ti.com> (raw)
In-Reply-To: <20191016113117.12370-1-kishon@ti.com>

Hi,

On 16/10/2019 14:31, Kishon Vijay Abraham I wrote:
> TI's J721E SoC uses Cadence Sierra SERDES for USB, PCIe and SGMII.
> TI has a wrapper named WIZ to control input signals to Sierra and
> Torrent SERDES.
> 
> This patch series:
>   1) Add support to WIZ module present in TI's J721E SoC
>   2) Adapt Cadence Sierra PHY driver to be used for J721E SoC
> 
> Anil Varughese (1):
>    phy: cadence: Sierra: Configure both lane cdb and common cdb registers
>      for external SSC
> 
> Kishon Vijay Abraham I (12):
>    dt-bindings: phy: Sierra: Add bindings for Sierra in TI's J721E
>    phy: cadence: Sierra: Make "phy_clk" and "sierra_apb" optional
>      resources
>    phy: cadence: Sierra: Use "regmap" for read and write to Sierra
>      registers
>    phy: cadence: Sierra: Add support for SERDES_16G used in J721E SoC
>    phy: cadence: Sierra: Make cdns_sierra_phy_init() as phy_ops
>    phy: cadence: Sierra: Modify register macro names to be in sync with
>      Sierra user guide
>    phy: cadence: Sierra: Get reset control "array" for each link
>    phy: cadence: Sierra: Check for PLL lock during PHY power on
>    phy: cadence: Sierra: Change MAX_LANES of Sierra to 16
>    phy: cadence: Sierra: Set cmn_refclk/cmn_refclk1 frequency to 25MHz
>    dt-bindings: phy: Document WIZ (SERDES wrapper) bindings
>    phy: ti: j721e-wiz: Add support for WIZ module present in TI J721E SoC

Tested USB3.0 on J7ES using this series.

Tested-by: Roger Quadros <rogerq@ti.com>

> 
>   .../bindings/phy/phy-cadence-sierra.txt       |  13 +-
>   .../bindings/phy/ti,phy-j721e-wiz.txt         |  95 ++
>   drivers/phy/cadence/phy-cadence-sierra.c      | 695 +++++++++++---
>   drivers/phy/ti/Kconfig                        |  15 +
>   drivers/phy/ti/Makefile                       |   1 +
>   drivers/phy/ti/phy-j721e-wiz.c                | 904 ++++++++++++++++++
>   6 files changed, 1585 insertions(+), 138 deletions(-)
>   create mode 100644 Documentation/devicetree/bindings/phy/ti,phy-j721e-wiz.txt
>   create mode 100644 drivers/phy/ti/phy-j721e-wiz.c
> 

-- 
cheers,
-roger
Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki.
Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki

           reply	other threads:[~2019-10-22 13:05 UTC|newest]

Thread overview: expand[flat|nested]  mbox.gz  Atom feed
 [parent not found: <20191016113117.12370-1-kishon@ti.com>]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=6bc9645d-28df-bcef-e94d-498516fc4ac2@ti.com \
    --to=rogerq@ti.com \
    --cc=aniljoy@cadence.com \
    --cc=devicetree@vger.kernel.org \
    --cc=jsarha@ti.com \
    --cc=kishon@ti.com \
    --cc=linux-kernel@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).