From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 45B76C43334 for ; Mon, 27 Jun 2022 09:00:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233644AbiF0JAC (ORCPT ); Mon, 27 Jun 2022 05:00:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52718 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233593AbiF0JAA (ORCPT ); Mon, 27 Jun 2022 05:00:00 -0400 Received: from mail-ed1-x52c.google.com (mail-ed1-x52c.google.com [IPv6:2a00:1450:4864:20::52c]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CB3206396 for ; Mon, 27 Jun 2022 01:59:59 -0700 (PDT) Received: by mail-ed1-x52c.google.com with SMTP id o10so12012676edi.1 for ; Mon, 27 Jun 2022 01:59:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=OJD3PXeQcR9dqZ5Y7yZVLU8WDdZSUs8hEAVEMiuij4s=; b=mBcUp//R90f/Wq5aerXEP5Jb3KTttQ3I+AqwSlNt/W7te4T7VYw+iFp0bnSvhyclS5 SuaYvm9L+9uEl7UZwFbpIvCpwbiuSo6BhQ8jzrn/7Nl/3EBUqzMK1KEpc09m4+VuS9Ia TXyP+XGJZKLTzLyq1Qyl4jyhHiiMz6S0NgesKDKGmDv1QhulRYmsCGo/BAVk5kb8NqJx 0q8wQgaqz43l3T+r/p1tHqEviIJYRfTiSvK8M0bHYs7qgkA5hfeHpPHUKo5lyc/MC+Oh jLNPwkhR9c/Sh1h18sYqi0iQUaayC9xcNnwwzbcunlvd/UpaZ3A23OkZS2rDJxAtogBV ikMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=OJD3PXeQcR9dqZ5Y7yZVLU8WDdZSUs8hEAVEMiuij4s=; b=sl6IGAkdnzETdGZhdrIdzp9mJYfNeuPFBKsCXoXG2p65Qi5+yJANxeuzzRE5MDnRig n1B6ZRmxF6dXl5MIjpkH5ieeYkvsnHM630ILNVu2oT6imHzao77mbnKWzL8XW93KHE93 U/duThXInM4uZyYbDyvEl0mddos2SP206nf+0k4LKkL9eE9TWlLMB81l4YZr4XQwftxS SZfnT6KFqNlWyHCfZdCawGeYe6gWYABNObH77nyIlNdo34V9AxoKVJQ+389ostz1O1a5 KzScRTcsVzpfzTzVUMhs7WB8L+Hvro0RE90rVLneIfBL2/6qjto1G+3jSXO+L+ubKHhP bRJg== X-Gm-Message-State: AJIora/IDCIlPmFcxjriQ0VOfr9WCRf9ABT0zCVqWqwJbm7U5G9U2Mcq ZqLL5NhdFrT0p652OD7O0IRoSQ== X-Google-Smtp-Source: AGRyM1vx9hW9lzNzpgqm+U8e8cip5LlD6oegAC5bL8EXEcSPE33v/USYPPy/Vv76y2er5Hvfx5q6kg== X-Received: by 2002:a05:6402:1d50:b0:436:beac:a4e3 with SMTP id dz16-20020a0564021d5000b00436beaca4e3mr15491833edb.191.1656320398400; Mon, 27 Jun 2022 01:59:58 -0700 (PDT) Received: from [192.168.0.247] (xdsl-188-155-176-92.adslplus.ch. [188.155.176.92]) by smtp.gmail.com with ESMTPSA id o19-20020a17090611d300b007109b15c109sm4806316eja.66.2022.06.27.01.59.56 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Mon, 27 Jun 2022 01:59:58 -0700 (PDT) Message-ID: <6fa1db53-6e4e-b6b1-2313-dee7aadad5ae@linaro.org> Date: Mon, 27 Jun 2022 10:59:56 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.10.0 Subject: Re: [PATCH v3 2/7] dt-bindings: clock: Add MediaTek Helio X10 MT6795 clock bindings Content-Language: en-US To: AngeloGioacchino Del Regno , robh+dt@kernel.org Cc: krzysztof.kozlowski+dt@linaro.org, matthias.bgg@gmail.com, mturquette@baylibre.com, sboyd@kernel.org, p.zabel@pengutronix.de, y.oudjana@protonmail.com, jason-jh.lin@mediatek.com, ck.hu@mediatek.com, fparent@baylibre.com, rex-bc.chen@mediatek.com, tinghan.shen@mediatek.com, chun-jie.chen@mediatek.com, weiyi.lu@mediatek.com, ikjn@chromium.org, miles.chen@mediatek.com, sam.shih@mediatek.com, wenst@chromium.org, bgolaszewski@baylibre.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-clk@vger.kernel.org, konrad.dybcio@somainline.org, marijn.suijten@somainline.org, martin.botka@somainline.org, ~postmarketos/upstreaming@lists.sr.ht, phone-devel@vger.kernel.org, paul.bouchara@somainline.org, kernel@collabora.com, Rob Herring References: <20220624093525.243077-1-angelogioacchino.delregno@collabora.com> <20220624093525.243077-3-angelogioacchino.delregno@collabora.com> <9554982a-c48b-e902-2d96-b317c46df698@collabora.com> From: Krzysztof Kozlowski In-Reply-To: <9554982a-c48b-e902-2d96-b317c46df698@collabora.com> Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 27/06/2022 10:49, AngeloGioacchino Del Regno wrote: > Il 25/06/22 22:30, Krzysztof Kozlowski ha scritto: >> On 24/06/2022 11:35, AngeloGioacchino Del Regno wrote: >>> Add the bindings for MT6795's clock controller. >>> >>> Signed-off-by: AngeloGioacchino Del Regno >>> Acked-by: Rob Herring >>> --- >>> include/dt-bindings/clock/mt6795-clk.h | 275 +++++++++++++++++++++++++ >>> 1 file changed, 275 insertions(+) >>> create mode 100644 include/dt-bindings/clock/mt6795-clk.h >>> >>> diff --git a/include/dt-bindings/clock/mt6795-clk.h b/include/dt-bindings/clock/mt6795-clk.h >>> new file mode 100644 >>> index 000000000000..9902906ac902 >>> --- /dev/null >>> +++ b/include/dt-bindings/clock/mt6795-clk.h >> >> Vendor prefix. >> > > For consistency, I'd really like to keep the filename as it is. > > At least in this directory, all of the MediaTek clock bindings > are using the format mtXXXX-clk.h... and that's not only seen > in MediaTek, but also in Broadcom, Renesas, RockChip, HiSilicon, > nVidia, etc. Several new files are introduced with vendor prefix. The same as in bindings - old bindings were without vendor, so for consistency we would never switch to vendor one. For consistency with Documentation/devicetree/bindings and with all new files in binding headers, please add vendor prefix. Best regards, Krzysztof