From: Matthias Brugger <matthias.bgg@gmail.com>
To: Chen-Yu Tsai <wenst@chromium.org>,
AngeloGioacchino Del Regno
<angelogioacchino.delregno@collabora.com>
Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-mediatek@lists.infradead.org,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>
Subject: Re: [PATCH v2 0/4] arm64: dts: mediatek: mt8186: More DVFS nodes
Date: Fri, 9 Jun 2023 17:55:34 +0200 [thread overview]
Message-ID: <73937e6b-8b2a-8bd5-11d3-be56d02d23a0@gmail.com> (raw)
In-Reply-To: <20230609072906.2784594-1-wenst@chromium.org>
On 09/06/2023 09:29, Chen-Yu Tsai wrote:
> Hi,
>
> This adds more of the DVFS stuff at the SoC .dtsi level. This includes
> the CCI and GPU.
>
> Changes since v1:
> - Dropped opp-level property from CPU and CCI OPP tables
> - Used "opp-supported-hw = <0xff>" for GPU base OPPs to denote "all
> variations"
>
> Please have a look and merge for this cycle if possible.
>
> On another note, I'm still cleaning up the MT6366 regulator's binding.
> We shouldn't upstream the boards until the PMIC is ready.
>
> ChenYu
>
> Chen-Yu Tsai (4):
> arm64: dts: mediatek: mt8186: Add CCI node and CCI OPP table
> arm64: dts: mediatek: mt8186: Wire up CPU frequency/voltage scaling
> arm64: dts: mediatek: mt8186: Add GPU speed bin NVMEM cells
> arm64: dts: mediatek: mt8186: Wire up GPU voltage/frequency scaling
>
> arch/arm64/boot/dts/mediatek/mt8186.dtsi | 490 ++++++++++++++++++++++-
> 1 file changed, 489 insertions(+), 1 deletion(-)
>
Series applied,
thanks!
prev parent reply other threads:[~2023-06-09 15:55 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-09 7:29 [PATCH v2 0/4] arm64: dts: mediatek: mt8186: More DVFS nodes Chen-Yu Tsai
2023-06-09 7:29 ` [PATCH v2 1/4] arm64: dts: mediatek: mt8186: Add CCI node and CCI OPP table Chen-Yu Tsai
2023-06-09 7:54 ` AngeloGioacchino Del Regno
2023-06-09 7:29 ` [PATCH v2 2/4] arm64: dts: mediatek: mt8186: Wire up CPU frequency/voltage scaling Chen-Yu Tsai
2023-06-09 7:54 ` AngeloGioacchino Del Regno
2023-06-09 7:29 ` [PATCH v2 3/4] arm64: dts: mediatek: mt8186: Add GPU speed bin NVMEM cells Chen-Yu Tsai
2023-06-09 7:29 ` [PATCH v2 4/4] arm64: dts: mediatek: mt8186: Wire up GPU voltage/frequency scaling Chen-Yu Tsai
2023-06-09 7:54 ` AngeloGioacchino Del Regno
2023-06-09 15:55 ` Matthias Brugger [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=73937e6b-8b2a-8bd5-11d3-be56d02d23a0@gmail.com \
--to=matthias.bgg@gmail.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).