From: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
To: "Konrad Dybcio" <konrad.dybcio@oss.qualcomm.com>,
"Bjorn Helgaas" <bhelgaas@google.com>,
"Lorenzo Pieralisi" <lpieralisi@kernel.org>,
"Krzysztof Wilczyński" <kw@linux.com>,
"Manivannan Sadhasivam" <manivannan.sadhasivam@linaro.org>,
"Rob Herring" <robh@kernel.org>,
"Krzysztof Kozlowski" <krzk+dt@kernel.org>,
"Conor Dooley" <conor+dt@kernel.org>,
"chaitanya chundru" <quic_krichai@quicinc.com>,
"Bjorn Andersson" <andersson@kernel.org>,
"Konrad Dybcio" <konradybcio@kernel.org>,
cros-qcom-dts-watchers@chromium.org,
"Jingoo Han" <jingoohan1@gmail.com>,
"Bartosz Golaszewski" <brgl@bgdev.pl>
Cc: quic_vbadigan@quicnic.com, amitk@kernel.org,
dmitry.baryshkov@linaro.org, linux-pci@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-msm@vger.kernel.org, jorge.ramirez@oss.qualcomm.com,
Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
Subject: Re: [PATCH v4 08/10] PCI: pwrctrl: Add power control driver for tc956x
Date: Mon, 17 Mar 2025 14:37:45 +0530 [thread overview]
Message-ID: <74ff7b72-94d6-cd19-06c4-09cddc885cb0@oss.qualcomm.com> (raw)
In-Reply-To: <d8ef7b67-a31f-4a49-8810-90dfebd2d8e1@oss.qualcomm.com>
On 2/25/2025 5:39 PM, Konrad Dybcio wrote:
> On 25.02.2025 10:34 AM, Krishna Chaitanya Chundru wrote:
>> TC956x is a PCIe switch which has one upstream and three downstream
>> ports. To one of the downstream ports ethernet MAC is connected as endpoint
>> device. Other two downstream ports are supposed to connect to external
>> device. One Host can connect to TC956x by upstream port. TC956x switch
>> needs to be configured after powering on and before PCIe link was up.
>>
>> The PCIe controller driver already enables link training at the host side
>> even before this driver probe happens, due to this when driver enables
>> power to the switch it participates in the link training and PCIe link
>> may come up before configuring the switch through i2c. Once the link is
>> up the configuration done through i2c will not have any affect.To prevent
>> the host from participating in link training, disable link training on the
>> host side to ensure the link does not come up before the switch is
>> configured via I2C.
>>
>> Based up on dt property and type of the port, tc956x is configured
>> through i2c.
>>
>> Signed-off-by: Krishna Chaitanya Chundru <krishna.chundru@oss.qualcomm.com>
>> Reviewed-by: Bjorn Andersson <andersson@kernel.org>
>> Reviewed-by: Bartosz Golaszewski <bartosz.golaszewski@linaro.org>
>> ---
>
>
>> +struct tc956x_pwrctrl_cfg {
>> + u32 l0s_delay;
>> + u32 l1_delay;
>> + u32 tx_amp;
>> + u8 nfts[2]; /* GEN1 & GEN2*/
>
> GEN2 */
>
> [...]
>
>> +static int tc956x_pwrctrl_set_l0s_l1_entry_delay(struct tc956x_pwrctrl_ctx *ctx,
>> + enum tc956x_pwrctrl_ports port, bool is_l1, u32 ns)
>> +{
>> + u32 rd_val, units;
>> + int ret;
>> +
>> + if (!ns)
>> + return 0;
>> +
>> + /* convert to units of 256ns */
>> + units = ns / 256;
>
> Should we round up here, so that values in 1 <= x < 256 give a delay
> value of 1 unit? Or maybe such values are never expected?
>
I will add a check above to return if ns < 256 as 0 is not expected
value.
> [...]
>
>> +static int tc956x_pwrctrl_set_tx_amplitude(struct tc956x_pwrctrl_ctx *ctx,
>> + enum tc956x_pwrctrl_ports port, u32 amp)
>> +{
>> + int port_access;
>> +
>> + if (amp < TC956X_TX_MARGIN_MIN_VAL)
>> + return 0;
>> +
>> + /* txmargin = (Amp(uV) - 400000) / 3125 */
>
> double space
>
>> + amp = (amp - TC956X_TX_MARGIN_MIN_VAL) / 3125;
>
> similarly here, is 0 an expected value for 1 <= x < 3125?
>
Here 0 is expected value in this case.
- Krishna Chaitanya.
> Konrad
next prev parent reply other threads:[~2025-03-17 9:07 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-25 9:33 [PATCH v4 00/10] PCI: Enable Power and configure the TC956x PCIe switch Krishna Chaitanya Chundru
2025-02-25 9:33 ` [PATCH v4 01/10] dt-bindings: PCI: Add binding for Toshiba " Krishna Chaitanya Chundru
2025-02-25 13:23 ` Rob Herring (Arm)
2025-02-27 22:56 ` Krishna Chaitanya Chundru
2025-03-13 5:56 ` Manivannan Sadhasivam
2025-03-17 9:09 ` Krishna Chaitanya Chundru
2025-02-26 7:30 ` Krzysztof Kozlowski
2025-02-27 3:53 ` Krishna Chaitanya Chundru
2025-02-27 11:40 ` Krzysztof Kozlowski
2025-03-25 13:56 ` Konrad Dybcio
2025-04-01 5:52 ` Krishna Chaitanya Chundru
2025-04-09 13:22 ` Konrad Dybcio
2025-04-09 14:49 ` Konrad Dybcio
2025-02-25 9:33 ` [PATCH v4 02/10] arm64: dts: qcom: qcs6490-rb3gen2: Add TC956x PCIe switch node Krishna Chaitanya Chundru
2025-02-25 11:49 ` Dmitry Baryshkov
2025-03-17 9:35 ` Krishna Chaitanya Chundru
2025-03-17 11:27 ` Dmitry Baryshkov
2025-03-14 11:03 ` Dmitry Baryshkov
2025-03-17 11:27 ` Dmitry Baryshkov
2025-03-18 16:11 ` Krishna Chaitanya Chundru
2025-03-18 17:00 ` Dmitry Baryshkov
2025-03-19 3:44 ` Krishna Chaitanya Chundru
2025-03-19 10:13 ` Dmitry Baryshkov
2025-03-19 10:16 ` Krishna Chaitanya Chundru
2025-03-19 10:21 ` Dmitry Baryshkov
2025-03-19 10:46 ` Krishna Chaitanya Chundru
2025-03-19 11:06 ` Dmitry Baryshkov
2025-03-19 14:12 ` Konrad Dybcio
2025-03-19 15:02 ` Dmitry Baryshkov
2025-02-25 9:34 ` [PATCH v4 03/10] PCI: Add new start_link() & stop_link function ops Krishna Chaitanya Chundru
2025-02-25 9:34 ` [PATCH v4 04/10] PCI: dwc: Add host_start_link() & host_start_link() hooks for dwc glue drivers Krishna Chaitanya Chundru
2025-02-25 9:34 ` [PATCH v4 05/10] PCI: dwc: Implement .start_link(), .stop_link() hooks Krishna Chaitanya Chundru
2025-02-25 9:34 ` [PATCH v4 06/10] PCI: qcom: Add support for host_stop_link() & host_start_link() Krishna Chaitanya Chundru
2025-02-25 9:34 ` [PATCH v4 07/10] PCI: PCI: Add pcie_is_link_active() to determine if the PCIe link is active Krishna Chaitanya Chundru
2025-02-25 9:54 ` Lukas Wunner
2025-02-25 10:06 ` Krishna Chaitanya Chundru
2025-02-25 9:34 ` [PATCH v4 08/10] PCI: pwrctrl: Add power control driver for tc956x Krishna Chaitanya Chundru
2025-02-25 11:53 ` Dmitry Baryshkov
2025-02-25 12:09 ` Konrad Dybcio
2025-03-17 9:07 ` Krishna Chaitanya Chundru [this message]
2025-02-25 9:34 ` [PATCH v4 09/10] dt-bindings: PCI: qcom,pcie-sc7280: Add 'global' interrupt Krishna Chaitanya Chundru
2025-02-26 7:32 ` Krzysztof Kozlowski
2025-02-26 16:29 ` Bjorn Andersson
2025-02-26 21:33 ` Krzysztof Kozlowski
2025-02-27 3:39 ` Krishna Chaitanya Chundru
2025-02-27 3:48 ` Manivannan Sadhasivam
2025-03-05 7:36 ` Jorge Ramirez
2025-03-05 7:48 ` Manivannan Sadhasivam
2025-03-05 12:14 ` Krzysztof Kozlowski
2025-02-25 9:34 ` [PATCH v4 10/10] arm64: dts: qcom: sc7280: Add 'global' interrupt to the PCIe RC nodes Krishna Chaitanya Chundru
2025-02-25 11:52 ` Dmitry Baryshkov
2025-02-25 12:03 ` Konrad Dybcio
2025-02-27 3:57 ` [PATCH v4 00/10] PCI: Enable Power and configure the TC956x PCIe switch Manivannan Sadhasivam
2025-02-27 3:59 ` Manivannan Sadhasivam
2025-02-27 4:11 ` Krishna Chaitanya Chundru
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=74ff7b72-94d6-cd19-06c4-09cddc885cb0@oss.qualcomm.com \
--to=krishna.chundru@oss.qualcomm.com \
--cc=amitk@kernel.org \
--cc=andersson@kernel.org \
--cc=bartosz.golaszewski@linaro.org \
--cc=bhelgaas@google.com \
--cc=brgl@bgdev.pl \
--cc=conor+dt@kernel.org \
--cc=cros-qcom-dts-watchers@chromium.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=jingoohan1@gmail.com \
--cc=jorge.ramirez@oss.qualcomm.com \
--cc=konrad.dybcio@oss.qualcomm.com \
--cc=konradybcio@kernel.org \
--cc=krzk+dt@kernel.org \
--cc=kw@linux.com \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lpieralisi@kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=quic_krichai@quicinc.com \
--cc=quic_vbadigan@quicnic.com \
--cc=robh@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox