From: Chanwoo Choi <cwchoi00@gmail.com>
To: Chanho Park <chanho61.park@samsung.com>,
Sylwester Nawrocki <s.nawrocki@samsung.com>,
Tomasz Figa <tomasz.figa@gmail.com>,
Chanwoo Choi <cw00.choi@samsung.com>,
Alim Akhtar <alim.akhtar@samsung.com>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>
Cc: Sam Protsenko <semen.protsenko@linaro.org>,
linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-samsung-soc@vger.kernel.org
Subject: Re: [PATCH v3 11/12] arm64: dts: exynosautov9: switch usi clocks
Date: Wed, 4 May 2022 18:56:02 +0900 [thread overview]
Message-ID: <754b7076-e3f5-ba07-6b26-5c60d9fe46af@gmail.com> (raw)
In-Reply-To: <20220504075154.58819-12-chanho61.park@samsung.com>
On 22. 5. 4. 16:51, Chanho Park wrote:
> This changes to use cmu clock nodes instead of dummy fixed-rate-clock.
>
> Signed-off-by: Chanho Park <chanho61.park@samsung.com>
> ---
> arch/arm64/boot/dts/exynos/exynosautov9.dtsi | 17 ++++-------------
> 1 file changed, 4 insertions(+), 13 deletions(-)
>
> diff --git a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi b/arch/arm64/boot/dts/exynos/exynosautov9.dtsi
> index c9cd3774f298..68335fefa5f3 100644
> --- a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi
> +++ b/arch/arm64/boot/dts/exynos/exynosautov9.dtsi
> @@ -158,17 +158,6 @@ xtcxo: clock {
> clock-output-names = "oscclk";
> };
>
> - /*
> - * Keep the stub clock for serial driver, until proper clock
> - * driver is implemented.
> - */
> - uart_clock: uart-clock {
> - compatible = "fixed-clock";
> - #clock-cells = <0>;
> - clock-frequency = <133250000>;
> - clock-output-names = "uart";
> - };
> -
> /*
> * Keep the stub clock for ufs driver, until proper clock
> * driver is implemented.
> @@ -355,7 +344,8 @@ usi_0: usi@103000c0 {
> #address-cells = <1>;
> #size-cells = <1>;
> ranges;
> - clocks = <&uart_clock>, <&uart_clock>;
> + clocks = <&cmu_peric0 CLK_GOUT_PERIC0_PCLK_0>,
> + <&cmu_peric0 CLK_GOUT_PERIC0_IPCLK_0>;
> clock-names = "pclk", "ipclk";
> status = "disabled";
>
> @@ -366,7 +356,8 @@ serial_0: serial@10300000 {
> interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH>;
> pinctrl-names = "default";
> pinctrl-0 = <&uart0_bus_dual>;
> - clocks = <&uart_clock>, <&uart_clock>;
> + clocks = <&cmu_peric0 CLK_GOUT_PERIC0_PCLK_0>,
> + <&cmu_peric0 CLK_GOUT_PERIC0_IPCLK_0>;
> clock-names = "uart", "clk_uart_baud0";
> status = "disabled";
> };
Reviewed-by: Chanwoo Choi <cw00.choi@samsung.com>
--
Best Regards,
Samsung Electronics
Chanwoo Choi
next prev parent reply other threads:[~2022-05-04 9:56 UTC|newest]
Thread overview: 34+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <CGME20220504075003epcas2p3f6f002e444cab4e39c025b169cba1b80@epcas2p3.samsung.com>
2022-05-04 7:51 ` [PATCH v3 00/12] initial clock support for exynosauto v9 SoC Chanho Park
[not found] ` <CGME20220504075003epcas2p3708d1853dae290bc42cfacd318767c8d@epcas2p3.samsung.com>
2022-05-04 7:51 ` [PATCH v3 01/12] dt-bindings: clock: add clock binding definitions for Exynos Auto v9 Chanho Park
2022-05-04 13:05 ` Chanwoo Choi
2022-05-04 14:36 ` Krzysztof Kozlowski
2022-05-04 15:11 ` Sylwester Nawrocki
2022-05-05 6:59 ` (subset) " Krzysztof Kozlowski
[not found] ` <CGME20220504075003epcas2p17f37265b522bb0c26dbdd4ebeec92ab9@epcas2p1.samsung.com>
2022-05-04 7:51 ` [PATCH v3 02/12] dt-bindings: clock: add Exynos Auto v9 SoC CMU bindings Chanho Park
2022-05-04 14:33 ` Krzysztof Kozlowski
2022-05-04 17:35 ` Chanwoo Choi
2022-05-05 6:59 ` (subset) " Krzysztof Kozlowski
[not found] ` <CGME20220504075003epcas2p1247f3e4d42e48f9459f80ad7d3e357ca@epcas2p1.samsung.com>
2022-05-04 7:51 ` [PATCH v3 03/12] clk: samsung: add top clock support for Exynos Auto v9 SoC Chanho Park
2022-05-04 14:36 ` Krzysztof Kozlowski
2022-05-04 17:32 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p45eda7f97897fde225da2dee2611c290f@epcas2p4.samsung.com>
2022-05-04 7:51 ` [PATCH v3 04/12] clk: samsung: exynosautov9: add cmu_core clock support Chanho Park
2022-05-04 17:34 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p218759eec1e29313c879eda085e37f0b7@epcas2p2.samsung.com>
2022-05-04 7:51 ` [PATCH v3 05/12] clk: samsung: exynosautov9: add cmu_peris " Chanho Park
2022-05-04 9:43 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p3f08dab53b53f4dfb05e53dd4b7a8d242@epcas2p3.samsung.com>
2022-05-04 7:51 ` [PATCH v3 06/12] clk: samsung: exynosautov9: add cmu_busmc " Chanho Park
2022-05-04 9:45 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p20f2dca86b740d0ff9471f09a90556a34@epcas2p2.samsung.com>
2022-05-04 7:51 ` [PATCH v3 07/12] clk: samsung: exynosautov9: add cmu_fsys2 " Chanho Park
2022-05-04 13:06 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p1ba5f47d4e9abd1eb871eaaf401f35377@epcas2p1.samsung.com>
2022-05-04 7:51 ` [PATCH v3 08/12] clk: samsung: exynosautov9: add cmu_peric0 " Chanho Park
[not found] ` <CGME20220504075004epcas2p3b7508eb948c6e17d3ece429b03540c65@epcas2p3.samsung.com>
2022-05-04 7:51 ` [PATCH v3 09/12] clk: samsung: exynosautov9: add cmu_peric1 " Chanho Park
2022-05-04 17:33 ` Chanwoo Choi
[not found] ` <CGME20220504075004epcas2p44c3c0246988d133a5da1fdfd2f17d0b9@epcas2p4.samsung.com>
2022-05-04 7:51 ` [PATCH v3 10/12] arm64: dts: exynosautov9: add initial cmu clock nodes Chanho Park
2022-05-04 9:47 ` Chanwoo Choi
2022-05-05 7:08 ` (subset) " Krzysztof Kozlowski
[not found] ` <CGME20220504075004epcas2p2fafaa565e78bfdbbf55c2b4da31743a9@epcas2p2.samsung.com>
2022-05-04 7:51 ` [PATCH v3 11/12] arm64: dts: exynosautov9: switch usi clocks Chanho Park
2022-05-04 9:56 ` Chanwoo Choi [this message]
2022-05-05 7:08 ` (subset) " Krzysztof Kozlowski
[not found] ` <CGME20220504075004epcas2p4d082e1aa4b35ec4720ea8ed2308878f5@epcas2p4.samsung.com>
2022-05-04 7:51 ` [PATCH v3 12/12] arm64: dts: exynosautov9: switch ufs clock node Chanho Park
2022-05-04 13:07 ` Chanwoo Choi
2022-05-05 7:08 ` (subset) " Krzysztof Kozlowski
2022-05-10 18:07 ` [PATCH v3 00/12] initial clock support for exynosauto v9 SoC Sylwester Nawrocki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=754b7076-e3f5-ba07-6b26-5c60d9fe46af@gmail.com \
--to=cwchoi00@gmail.com \
--cc=alim.akhtar@samsung.com \
--cc=chanho61.park@samsung.com \
--cc=cw00.choi@samsung.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=krzysztof.kozlowski@linaro.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-samsung-soc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh+dt@kernel.org \
--cc=s.nawrocki@samsung.com \
--cc=sboyd@kernel.org \
--cc=semen.protsenko@linaro.org \
--cc=tomasz.figa@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).