From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C7F81C19F2B for ; Wed, 27 Jul 2022 13:00:47 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233518AbiG0NAq (ORCPT ); Wed, 27 Jul 2022 09:00:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42944 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233512AbiG0NAp (ORCPT ); Wed, 27 Jul 2022 09:00:45 -0400 Received: from mail-lf1-x12b.google.com (mail-lf1-x12b.google.com [IPv6:2a00:1450:4864:20::12b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 420EB24F16 for ; Wed, 27 Jul 2022 06:00:44 -0700 (PDT) Received: by mail-lf1-x12b.google.com with SMTP id b16so14481123lfb.7 for ; Wed, 27 Jul 2022 06:00:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=message-id:date:mime-version:user-agent:subject:content-language:to :cc:references:from:in-reply-to:content-transfer-encoding; bh=xt/iFa0Gww8PQ4QvOwKstYasksWx1xQKZXD7icliRMg=; b=nbUaUiRllsTbFH3Eus9e9UO4svt+vu8pCbP4kZQ1WT8glgkQh76sC4B6uwYKBgcsgG 2xahkgtvpatCU6uSb9gtnePlK6Yaz5GKnH6PKRHc6yDcDaGHo03vfdwj4nZv0/8H+FtS CAqLBZnrGAx5Vb/z1k+kaPvbI7xZhQb9pS8F1ppy/zdpq+qLjsh18zolWqj3H6y+LOdL XFimzwZKqd7dJET7E5G85tNvJdiBYQDp3yiBGcDez1HrYZVoJWsIXhuWf8vRghlK/Qcf 5GLPT8J4ljVPbZ0xp1W3lNkz83IcNq+ejVOUgUaQsWBDfZeKmb5EGtrEsTR+63o2+VUD D5qA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:message-id:date:mime-version:user-agent:subject :content-language:to:cc:references:from:in-reply-to :content-transfer-encoding; bh=xt/iFa0Gww8PQ4QvOwKstYasksWx1xQKZXD7icliRMg=; b=lX5zg6SKpNq/kEnEIQ20JbZjnM8s6Z8vTTX34ydFaD3KyQVVQKLLBzAxp5m42Bkfbs PlUJAVRGxhEjDqW1IORyo+KchUvxrjKPJtWK4n/OLbNAqJTpaAY5jMx1GSV+bNt2LD7k tNoWU9MAbOnQNp/shdEKQzsGuVEyE+O8N0vbsEoIFLuE6ScJpTWZplzbnT8l5Odr+H/f pxjqqckymzAxs1lvUClwRm6RNlnmLRrKYIFR2jW9hNwnaE5+I6GsPEObc1wPlG3ncqMt zDLha+VqLG7nBJz4bMFqQgPqc/2AHycPp8FJSuOrvzYaiumQJiQW8qBsg3g6bqYKVqeS EWFA== X-Gm-Message-State: AJIora/ggxgSgVeL3YBEseYkWjRQSZfzUiCnEmV6ME4BuVnfm8nbpCOJ hmvSKPYz9N/LLY4aGUTHR4tLVLMV9L97u0oi X-Google-Smtp-Source: AGRyM1um+pnIbZzevQmvuQYPA79p7q3V9/eshGhbnk08XsshNMDjZQ3pVxUN/3rrgAfllb5kV38jFg== X-Received: by 2002:a05:6512:1050:b0:48a:2319:59bc with SMTP id c16-20020a056512105000b0048a231959bcmr7964312lfb.665.1658926842477; Wed, 27 Jul 2022 06:00:42 -0700 (PDT) Received: from [192.168.3.197] (78-26-46-173.network.trollfjord.no. [78.26.46.173]) by smtp.gmail.com with ESMTPSA id z20-20020a056512309400b0048a93325906sm1438931lfd.171.2022.07.27.06.00.40 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 27 Jul 2022 06:00:41 -0700 (PDT) Message-ID: <75e5ace3-3255-2302-65f5-9fbef9cb1147@linaro.org> Date: Wed, 27 Jul 2022 15:00:40 +0200 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.12.0 Subject: Re: [PATCH 4/6] dt-bindings: riscv: Add DT binding documentation for Renesas RZ/Five SoC and SMARC EVK Content-Language: en-US To: Biju Das , "Lad, Prabhakar" Cc: Prabhakar Mahadev Lad , Geert Uytterhoeven , Magnus Damm , Rob Herring , Krzysztof Kozlowski , Paul Walmsley , Palmer Dabbelt , Albert Ou , Anup Patel , Linux-Renesas , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , linux-riscv , LKML References: <20220726180623.1668-1-prabhakar.mahadev-lad.rj@bp.renesas.com> <20220726180623.1668-5-prabhakar.mahadev-lad.rj@bp.renesas.com> <636e9214-4b36-e9a6-3c6b-b6edb944335e@linaro.org> <9f32a4a9-66b4-ba2e-1713-436103c2faf8@linaro.org> <80f08089-e3bb-983e-313b-45613364829e@linaro.org> From: Krzysztof Kozlowski In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org On 27/07/2022 14:56, Biju Das wrote: >> >> Then it is not the same SoC! Same means same, identical. CPU >> architecture is one of the major differences, which means it is not the >> same. > > Family SoC(R9A07G043) is at top level. Then it has different SoCId for taking care of > differences for SoC based on ARMV8 and RISC-V which has separate compatible like > r9a07g043u11 and r9a07g043f01? This does not answer the concern - it's not the same SoC. The most generic compatible denotes the most common part. I would argue that instruction set and architecture are the most important differences. None of ARMv8 SoCs (SoCs, not CPU cores) have "arm,armv8" compatible and you went even more - you combined two architectures in the most generic compatibles. > >> >>> Using same SoM and Carrier board? >> >> It's like saying PC with x86 and ARMv8 board are the same because they >> both use same "PC chassis". > > What I meant is board based on Family SoC(R9A07G043) that is either based on ARMv8 or > RISC-V cpu architecture. I don't see this related to the topic at all. What board do you use, does not matter. The board does not change the fact these SoCs have entirely different architecture - ARMv8 and RISC-V. Best regards, Krzysztof