From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Elad Nachman <enachman@marvell.com>,
robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org,
conor+dt@kernel.org, andrew@lunn.ch, gregory.clement@bootlin.com,
sebastian.hesselbarth@gmail.com, huziji@marvell.com,
ulf.hansson@linaro.org, catalin.marinas@arm.com, will@kernel.org,
adrian.hunter@intel.com, thunder.leizhen@huawei.com,
bhe@redhat.com, akpm@linux-foundation.org, yajun.deng@linux.dev,
chris.zjh@huawei.com, linux-mmc@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Cc: cyuval@marvell.com
Subject: Re: [PATCH 3/4] arm64: dts: ac5: add mmc node and clock
Date: Wed, 27 Dec 2023 13:40:59 +0100 [thread overview]
Message-ID: <75fd794c-0366-445b-aa69-0975afb247c7@linaro.org> (raw)
In-Reply-To: <20231227123257.1170590-4-enachman@marvell.com>
On 27/12/2023 13:32, Elad Nachman wrote:
> From: Elad Nachman <enachman@marvell.com>
>
> Add mmc and mmc clock nodes to ac5 and ac5x device tree files
>
> Signed-off-by: Elad Nachman <enachman@marvell.com>
> ---
> arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi | 33 ++++++++++++++++++-
> 1 file changed, 32 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi b/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi
> index b5e042b8e929..decad14d0db8 100644
> --- a/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi
> +++ b/arch/arm64/boot/dts/marvell/ac5-98dx25xx.dtsi
> @@ -77,7 +77,6 @@ soc {
> #address-cells = <2>;
> #size-cells = <2>;
> ranges;
> - dma-ranges;
>
> internal-regs@7f000000 {
> #address-cells = <1>;
> @@ -204,6 +203,31 @@ gpio1: gpio@18140 {
> };
> };
>
> + mmc_dma: mmc-dma-peripherals@80500000 {
Generic node name, so bus@?
> + compatible = "simple-bus";
> + #address-cells = <0x2>;
> + #size-cells = <0x2>;
> + ranges;
ranges is second.
You have address/size cells, so are you sure dtbs W=1 does not complain?
> + dma-ranges = <0x0 0x0 0x2 0x0 0x0 0x80000000>;
> + dma-coherent;
> +
> + sdhci: mmc@805c0000 {
> + compatible = "marvell,ac5-sdhci",
> + "marvell,armada-ap806-sdhci";
> + reg = <0x0 0x805c0000 0x0 0x1000>;
> + interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&emmc_clock>, <&cnm_clock>;
> + clock-names = "core", "axi";
> + status = "okay";
Drop
> + bus-width = <8>;
> + /*marvell,xenon-phy-slow-mode;*/
Drop or explain why commented code should be here.
> + non-removable;
> + mmc-ddr-1_8v;
> + mmc-hs200-1_8v;
> + mmc-hs400-1_8v;
> + };
> + };
> +
> /*
> * Dedicated section for devices behind 32bit controllers so we
> * can configure specific DMA mapping for them
> @@ -335,5 +359,12 @@ nand_clock: nand-clock {
> #clock-cells = <0>;
> clock-frequency = <400000000>;
> };
> +
> + emmc_clock: emmc_clock {
No underscores in node names. I think you got such feedback before.
But anyway, this looks like a fake clock.
> + compatible = "fixed-clock";
> + #clock-cells = <0>;
> + clock-frequency = <400000000>;
> + };
> +
Drop
> };
> };
Best regards,
Krzysztof
next prev parent reply other threads:[~2023-12-27 12:41 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-12-27 12:32 [PATCH 0/4] mmc: xenon: add AC5 support Elad Nachman
2023-12-27 12:32 ` [PATCH 1/4] arm64: mm: Fix SOCs with DDR starting above zero Elad Nachman
2023-12-27 12:32 ` [PATCH 2/4] dt-bindings: mmc: add Marvell ac5 Elad Nachman
2023-12-27 12:38 ` Krzysztof Kozlowski
2023-12-27 12:41 ` Krzysztof Kozlowski
2023-12-27 12:32 ` [PATCH 3/4] arm64: dts: ac5: add mmc node and clock Elad Nachman
2023-12-27 12:40 ` Krzysztof Kozlowski [this message]
2023-12-27 12:32 ` [PATCH 4/4] mmc: xenon: Add ac5 support via bounce buffer Elad Nachman
2024-01-04 10:50 ` Adrian Hunter
2023-12-29 21:56 ` [PATCH 0/4] mmc: xenon: add AC5 support Andrew Lunn
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=75fd794c-0366-445b-aa69-0975afb247c7@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=adrian.hunter@intel.com \
--cc=akpm@linux-foundation.org \
--cc=andrew@lunn.ch \
--cc=bhe@redhat.com \
--cc=catalin.marinas@arm.com \
--cc=chris.zjh@huawei.com \
--cc=conor+dt@kernel.org \
--cc=cyuval@marvell.com \
--cc=devicetree@vger.kernel.org \
--cc=enachman@marvell.com \
--cc=gregory.clement@bootlin.com \
--cc=huziji@marvell.com \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=robh+dt@kernel.org \
--cc=sebastian.hesselbarth@gmail.com \
--cc=thunder.leizhen@huawei.com \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
--cc=yajun.deng@linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).