devicetree.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Konrad Dybcio <konrad.dybcio@linaro.org>
To: Robert Marko <robert.marko@sartura.hr>,
	andersson@kernel.org, agross@kernel.org, mturquette@baylibre.com,
	sboyd@kernel.org, robh+dt@kernel.org,
	krzysztof.kozlowski+dt@linaro.org, linux-arm-msm@vger.kernel.org,
	linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org
Cc: luka.perkov@sartura.hr
Subject: Re: [PATCH 2/7] clk: qcom: gcc-ipq4019: convert XO and sleep clk to parent_data
Date: Thu, 16 Feb 2023 11:43:12 +0100	[thread overview]
Message-ID: <77c66b89-ff06-3440-380f-4ef8046b945c@linaro.org> (raw)
In-Reply-To: <bf7fc793-d12d-5a01-e3ab-d81e9059d792@linaro.org>



On 16.02.2023 11:42, Konrad Dybcio wrote:
> 
> 
> On 14.02.2023 17:23, Robert Marko wrote:
>> Start off IPQ4019 GCC conversion by converting XO and sleep clks to
>> parent data in order to directly pass them.
>>
>> Signed-off-by: Robert Marko <robert.marko@sartura.hr>
>> ---
> Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>
> 
> Konrad
Actually, any reason not to use .index?

Konrad
>>  drivers/clk/qcom/gcc-ipq4019.c | 75 ++++++++++++++++++++--------------
>>  1 file changed, 45 insertions(+), 30 deletions(-)
>>
>> diff --git a/drivers/clk/qcom/gcc-ipq4019.c b/drivers/clk/qcom/gcc-ipq4019.c
>> index 362c732536cd3..a50887d3626f7 100644
>> --- a/drivers/clk/qcom/gcc-ipq4019.c
>> +++ b/drivers/clk/qcom/gcc-ipq4019.c
>> @@ -657,8 +657,9 @@ static struct clk_branch gcc_dcd_xo_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_dcd_xo_clk",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -954,8 +955,9 @@ static struct clk_branch gcc_usb2_sleep_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_usb2_sleep_clk",
>> -			.parent_names = (const char *[]){
>> -				"gcc_sleep_clk_src",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "sleep_clk",
>> +				.name = "gcc_sleep_clk_src",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1021,8 +1023,9 @@ static struct clk_branch gcc_usb3_sleep_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_usb3_sleep_clk",
>> -			.parent_names = (const char *[]){
>> -				"gcc_sleep_clk_src",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "sleep_clk",
>> +				.name = "gcc_sleep_clk_src",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1110,8 +1113,9 @@ static struct clk_branch gcc_wcss2g_ref_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_wcss2g_ref_clk",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1127,8 +1131,9 @@ static struct clk_branch gcc_wcss2g_rtc_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_wcss2g_rtc_clk",
>> -			.parent_names = (const char *[]){
>> -				"gcc_sleep_clk_src",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "sleep_clk",
>> +				.name = "gcc_sleep_clk_src",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1179,8 +1184,9 @@ static struct clk_branch gcc_wcss5g_ref_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_wcss5g_ref_clk",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1196,8 +1202,9 @@ static struct clk_branch gcc_wcss5g_rtc_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "gcc_wcss5g_rtc_clk",
>> -			.parent_names = (const char *[]){
>> -				"gcc_sleep_clk_src",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "sleep_clk",
>> +				.name = "gcc_sleep_clk_src",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_branch2_ops,
>> @@ -1360,8 +1367,9 @@ static struct clk_fepll gcc_apss_cpu_plldiv_clk = {
>>  		.enable_mask = BIT(0),
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "ddrpllapss",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_regmap_cpu_div_ops,
>> @@ -1412,8 +1420,9 @@ static struct clk_fepll gcc_apss_sdcc_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "ddrpllsdcc",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1427,8 +1436,9 @@ static struct clk_fepll gcc_fepll125_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepll125",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1442,8 +1452,9 @@ static struct clk_fepll gcc_fepll125dly_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepll125dly",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1457,8 +1468,9 @@ static struct clk_fepll gcc_fepll200_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepll200",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1472,8 +1484,9 @@ static struct clk_fepll gcc_fepll500_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepll500",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1497,8 +1510,9 @@ static struct clk_fepll gcc_fepllwcss2g_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepllwcss2g",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,
>> @@ -1515,8 +1529,9 @@ static struct clk_fepll gcc_fepllwcss5g_clk = {
>>  	.cdiv.clkr = {
>>  		.hw.init = &(struct clk_init_data){
>>  			.name = "fepllwcss5g",
>> -			.parent_names = (const char *[]){
>> -				"xo",
>> +			.parent_data = &(const struct clk_parent_data){
>> +				.fw_name = "xo",
>> +				.name = "xo",
>>  			},
>>  			.num_parents = 1,
>>  			.ops = &clk_fepll_div_ops,

  reply	other threads:[~2023-02-16 10:44 UTC|newest]

Thread overview: 14+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-02-14 16:23 [PATCH 1/7] dt-bindings: clock: split qcom,gcc-ipq4019 to separate file Robert Marko
2023-02-14 16:23 ` [PATCH 2/7] clk: qcom: gcc-ipq4019: convert XO and sleep clk to parent_data Robert Marko
2023-02-16 10:42   ` Konrad Dybcio
2023-02-16 10:43     ` Konrad Dybcio [this message]
2023-02-14 16:23 ` [PATCH 3/7] ARM: dts: qcom: ipq4019: pass XO and sleep clocks to GCC Robert Marko
2023-02-14 16:23 ` [PATCH 4/7] ARM: dts: qcom: ipq4019: remove clk-output-names for sleep clock Robert Marko
2023-02-14 16:23 ` [PATCH 5/7] clk: qcom: gcc-ipq4019: move PLL clocks up Robert Marko
2023-02-14 16:23 ` [PATCH 6/7] clk: qcom: gcc-ipq4019: move pcnoc " Robert Marko
2023-02-16 10:41   ` Konrad Dybcio
2023-02-14 16:23 ` [PATCH 7/7] clk: qcom: gcc-ipq4019: convert to parent data Robert Marko
2023-02-16 10:16 ` [PATCH 1/7] dt-bindings: clock: split qcom,gcc-ipq4019 to separate file Krzysztof Kozlowski
2023-02-16 10:41   ` Robert Marko
2023-02-16 10:43     ` Krzysztof Kozlowski
2023-03-15 23:35 ` (subset) " Bjorn Andersson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=77c66b89-ff06-3440-380f-4ef8046b945c@linaro.org \
    --to=konrad.dybcio@linaro.org \
    --cc=agross@kernel.org \
    --cc=andersson@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-clk@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=luka.perkov@sartura.hr \
    --cc=mturquette@baylibre.com \
    --cc=robert.marko@sartura.hr \
    --cc=robh+dt@kernel.org \
    --cc=sboyd@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).