From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-ej1-f46.google.com (mail-ej1-f46.google.com [209.85.218.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0500A13A3F7 for ; Tue, 8 Jul 2025 10:09:59 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.218.46 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751969401; cv=none; b=aeCYejOOy3UX/Fwa60VMTvA2F0mVTWDaxcsh/KuTfj2iCoJwmwWEygu5FSGjrH4ix07fb1Cui7XqGZI+7vMu8b8L0Wln6liHYTGfbHCNmHGKzuNYMNH0DRzQLtzmx3B+rJtLvMr1J+gLFNoIHfnKvwcfIYGqWCL2CKLF2wyJsZ8= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1751969401; c=relaxed/simple; bh=47O6nAGkTl4F+LjVK4KzSkuF78FXCIFg8NWc0TWYEJQ=; h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From: In-Reply-To:Content-Type; b=lRZUsgOMMrjKusdMzFrSJjcQbn1fwTx3rjZ1U5ZHXk66zZVA3MPLqFbwio6Mu7wv6vXIXDH250eC8jd3lv7kXWPLKiCZ1LNY1BvDrZN0zU10kRuAhO7fmMMmfe3kLVu5xiVBxOlHzgk5c+P2ZhC9SRgN3lPZFJEpo6F1fpwNuGA= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev; spf=pass smtp.mailfrom=tuxon.dev; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b=FpJd+aRR; arc=none smtp.client-ip=209.85.218.46 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=tuxon.dev Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=tuxon.dev header.i=@tuxon.dev header.b="FpJd+aRR" Received: by mail-ej1-f46.google.com with SMTP id a640c23a62f3a-ae3cd8fdd77so881474366b.1 for ; Tue, 08 Jul 2025 03:09:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=tuxon.dev; s=google; t=1751969398; x=1752574198; darn=vger.kernel.org; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=wW9jD4nttc2FFz4tK+x1u/l3hcsbPGY6bGVXePrYDv4=; b=FpJd+aRRb1it8uGgFDuY0XeugoGH9+Xt8YLCtgSGvAG9ttAdIiF6uTEQDfV2vJt7pF saS4jmFqJQgGfBAcYzMAuCSTyeJufjPSAKbukbKLwp0qRzoEfRZLDxXSCT67yvKKuZPe WyRiz67d4dZPVTXwIZBmqYRMJqhH82gCHwxRHywXE8tZEP3m6Aaq6Qm/ffcZSFJI4HOw IN9N5kR/UrRAwUhV+x2QQO2jo4bt4H88JL/nAETv+t59F9B8Wz3jd1W9w21UCZZkUtmO nlIj+NTkhLtlvVIup1M1bUoAQcFfQ/9CLcp2NgLe0nPXqUbuA9FLNxm6d+zS/dX7X6gF uL8w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1751969398; x=1752574198; h=content-transfer-encoding:in-reply-to:content-language:from :references:cc:to:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=wW9jD4nttc2FFz4tK+x1u/l3hcsbPGY6bGVXePrYDv4=; b=XzgMfVObvPeT7rJLLDb6z0f00oTXt7K26FDOu6zs2zyd83mE33sWVmUgWQyp6iJ5Do Y+Ubq5lpC4XU+QrjOkuZzt52UrE4j4NVgJwL3hKMkXDymI6d+zpYXxmUP3madzaFYghO f4/5PEE0ZkNqO4ZUBej+u3UgZcIG06U4QXEs8wYChNpDSj14+Si/+9m7uinpodQPLTZC XuE20h9/Ujaqfq+V6JNwetBddDl2AuLlkkdXKMswqFlWjt6frZXVffxyLjmLsH4XLxPC vvG7gT6IhWLGrguuhCp72E3MHjU6aRi/ZogqAvE1byI6Lp2lPWkoKBV45SiXIv3KSv6H UhTA== X-Forwarded-Encrypted: i=1; AJvYcCVI07ReHHRNS6u/wi1YewThMHT6EK7674bL5u6iNS/wLO5n/w69gCSJXrje1V1DRj4l4g+rrIDvX+GR@vger.kernel.org X-Gm-Message-State: AOJu0YzQR38yNwXOa29NPwMFWXsk533er4339zNqRycj9jqhDjzIVpgT Y/Xdc37vdBcNeoMV6FEoZ/ZfbLlqLmNfCNqo2L3gxdwrl1JaP7DXvRIfrNTLc/BeiVs= X-Gm-Gg: ASbGncvXQDDip/vqwqB4/BrIlraT5I9BhXTiYzBpE6/fcMWrxWYmASDHfAiiuNSK1rH eBHJlfWDEzNnEDVn8uJlsILJrniw93Oyl7ETeffFrb9NT7E7JidcFx7qhsnKF0mcpd7+/7orcxp NHmxIiGEGsKC1tfdTkj0rMdIrFKrHrnS4uhEmEwaS9Eb4otF+5yOsbVmT812Y9WvyNF4ijFint4 6nZzLU79mXp4s5viMBpZip40ZlwP+5TFgQbnDgEiTond7igilKj0OCKsGX1fbucfC9SOtRT4cJn sKPIF17MSyZVKSwfOUFE+svFTgtu5VqWZzVLnecXVgNB2ik5N27yYNGhQhB9bMH/1+N4lw== X-Google-Smtp-Source: AGHT+IFDhnpFLf+9SokY6ajJmYa0R4eHOoHCTd+GxI/yEq5DE0Ci4xD7oIth8WUim7upiSOwhgaH5Q== X-Received: by 2002:a17:907:1c26:b0:ad8:8719:f6f3 with SMTP id a640c23a62f3a-ae3fe5c28d7mr1545563166b.22.1751969397715; Tue, 08 Jul 2025 03:09:57 -0700 (PDT) Received: from [192.168.50.4] ([82.78.167.30]) by smtp.gmail.com with ESMTPSA id a640c23a62f3a-ae3f66d931csm875767566b.10.2025.07.08.03.09.55 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Tue, 08 Jul 2025 03:09:57 -0700 (PDT) Message-ID: <7c8c7a25-c373-452a-9fe8-8b2d92ddd885@tuxon.dev> Date: Tue, 8 Jul 2025 13:09:55 +0300 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v3 7/9] arm64: dts: renesas: rzg3s-smarc-som: Update dma-ranges for PCIe To: Biju Das , "bhelgaas@google.com" , "lpieralisi@kernel.org" , "kwilczynski@kernel.org" , "mani@kernel.org" , "robh@kernel.org" , "krzk+dt@kernel.org" , "conor+dt@kernel.org" , "geert+renesas@glider.be" , "magnus.damm@gmail.com" , "catalin.marinas@arm.com" , "will@kernel.org" , "mturquette@baylibre.com" , "sboyd@kernel.org" , "p.zabel@pengutronix.de" , "lizhi.hou@amd.com" Cc: "linux-pci@vger.kernel.org" , "linux-renesas-soc@vger.kernel.org" , "devicetree@vger.kernel.org" , "linux-kernel@vger.kernel.org" , "linux-arm-kernel@lists.infradead.org" , "linux-clk@vger.kernel.org" , Claudiu Beznea , Wolfram Sang References: <20250704161410.3931884-1-claudiu.beznea.uj@bp.renesas.com> <20250704161410.3931884-8-claudiu.beznea.uj@bp.renesas.com> From: Claudiu Beznea Content-Language: en-US In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Hi, Biju, On 07.07.2025 11:18, Biju Das wrote: > Hi Claudiu, > >> -----Original Message----- >> From: Claudiu >> Sent: 04 July 2025 17:14 >> Subject: [PATCH v3 7/9] arm64: dts: renesas: rzg3s-smarc-som: Update dma-ranges for PCIe >> >> From: Claudiu Beznea >> >> The first 128MB of memory is reserved on this board for secure area. >> Update the PCIe dma-ranges property to reflect this. > > I see R-Car PCIe dma-ranges[1] and [2] maps all possible DDR area supported by the SoC? > Do we need to make board specific as well there? I'm not familiar with R-Car, but if there are ranges reserved for other purposes, I think we should reflect it in board specific device trees. But that would have to be address though a different series as it has nothing to do with enabling the RZ/G3S PCIe support. Thank you, Claudiu > > [1] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/tree/arch/arm64/boot/dts/renesas/r8a774e1.dtsi?h=next-20250704#n2487 > [2] https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/tree/arch/arm64/boot/dts/renesas/salvator-common.dtsi?h=next-20250704 > > Cheers, > Biju > >> >> Tested-by: Wolfram Sang >> Signed-off-by: Claudiu Beznea >> --- >> >> Changes in v3: >> - collected tags >> >> Changes in v2: >> - none, this patch is new >> >> arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi | 5 +++++ >> 1 file changed, 5 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi b/arch/arm64/boot/dts/renesas/rzg3s- >> smarc-som.dtsi >> index 39845faec894..1b03820a6f02 100644 >> --- a/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi >> +++ b/arch/arm64/boot/dts/renesas/rzg3s-smarc-som.dtsi >> @@ -214,6 +214,11 @@ &sdhi2 { >> }; >> #endif >> >> +&pcie { >> + /* First 128MB is reserved for secure area. */ >> + dma-ranges = <0x42000000 0 0x48000000 0 0x48000000 0x0 0x38000000>; }; >> + >> &pinctrl { >> #if SW_CONFIG3 == SW_ON >> eth0-phy-irq-hog { >> -- >> 2.43.0 >> >